Using This Manual

This manual describes the Star-Hspice circuit and device simulation software and how to use it.

Audience

This manual is intended for design engineers who use Star-Hspice to develop, test, analyze, and modify circuit designs.

How this Manual is Organized

The manual set is divided into two volumes, as follows:

■ Volume I (Chapters 1 through 13) describes how to run simulations with Star-Hspice and evaluate the results.
■ Volume II contains detailed applications and examples of how to use Star-Hspice for a wide variety of circuit simulations (Chapters 14 through 22). Volume II also contains reference material (Appendices).

Related Documents

The following documents pertain to this guide:

■ Star-Hspice, Star-Time, and AvanWaves Installation Guide
■ Star-Sim and Star-Time User Guides
■ Star-Hspice and AvanWaves Release Notes

If you have questions or suggestions about this documentation, send them to:

techpubs@avanticorp.com
**Conventions**

Avant! documents use the following conventions, unless otherwise specified:

<table>
<thead>
<tr>
<th>Convention</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>menuName &gt; commandName</td>
<td>Indicates the name of the menu and the command name. For example:</td>
</tr>
<tr>
<td></td>
<td><em>Cell &gt; Open</em> refers to the <em>Open</em> command in the Cell menu.</td>
</tr>
<tr>
<td>Tool: menuName &gt; commandName</td>
<td>Indicates that a command is accessible only through an application tool. Tool is the tool through which you access the command, menuName is the name of the menu, and commandName is the name of the command. For example:</td>
</tr>
<tr>
<td></td>
<td><em>Data Prep: Pin Solution &gt; Via</em> refers to the <em>Via</em> command on the Pin Solution menu, which you access by selecting <em>Data Prep</em> from the <em>Tools</em> menu in Apollo.</td>
</tr>
<tr>
<td>courier</td>
<td>In text, this font indicates a function or keyword that you must type exactly as shown.</td>
</tr>
<tr>
<td></td>
<td>In examples, this font indicates system prompts, text from files, and messages printed by the system.</td>
</tr>
<tr>
<td>courier italic</td>
<td>Arguments appear in this font when the value of an argument is a string. The string must be enclosed with quotation marks.</td>
</tr>
<tr>
<td><strong>Convention</strong></td>
<td><strong>Description</strong></td>
</tr>
<tr>
<td>-----------------------------</td>
<td>-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td><em>times italic</em></td>
<td>Indicates commands, functions, arguments, file names, and variables within a line of text.</td>
</tr>
<tr>
<td></td>
<td>When a variable is included in italicized text, the variable is enclosed by angle brackets (&lt;&gt;). For example, “the name of the technology file is &lt;libraryName&gt;.tf, where &lt;libraryName&gt; is the name of the library.”</td>
</tr>
<tr>
<td>[ ]</td>
<td>Denotes optional arguments, such as:</td>
</tr>
<tr>
<td></td>
<td>pin1 [pin2, ...pinN]</td>
</tr>
<tr>
<td></td>
<td>In this example, you must enter at least one pin name, the other arguments are optional.</td>
</tr>
<tr>
<td>({instanceName orientation} ...)</td>
<td>Indicates that you can repeat the construction enclosed in braces.</td>
</tr>
<tr>
<td>.</td>
<td>Indicates that text was omitted.</td>
</tr>
<tr>
<td>.</td>
<td>.</td>
</tr>
<tr>
<td><code>(item1 item2)</code></td>
<td>An apostrophe followed by parentheses indicate that the text within the parentheses enclose a list. When the list contains multiple items, the items are separated by spaces. Type this information exactly as it appears in the syntax.</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Obtaining Customer Support

If you have a maintenance contract with Avant!, you can obtain customer support by:

- Contacting your local Application Engineer (AE)
- Calling the Avant! Corporate office from 8:00 AM through 5:00 PM Pacific Standard Time (PST) at:
  1-800-346-5953
  Ask the receptionist for customer support.
- Emailing a description of the problem to the Hspice Support Center at:
  hspice_nw@avanticorp.com

Other Sources of Information

The Avant! external web site provides information for various products. You can access our web site at:
http://www.avanticorp.com

From our web site, you can register to become a member of the Avant! Users Research Organization for Real Applications (AURORA) user’s group. By participating, you can share and exchange information pertaining to Integrated Circuit Design Automation (ICDA).
Table of Contents

Audience .......................................................................................................................... iii
How this Manual is Organized ......................................................................................... iii
Related Documents ............................................................................................................. iii
Conventions ....................................................................................................................... iv
Obtaining Customer Support ............................................................................................. vi
Other Sources of Information ............................................................................................ vi

Chapter 1 - Introducing Star-Hspice ................................................................................ 1-1

  Star-Hspice Applications ............................................................................................... 1-2
  Star-Hspice Features ........................................................................................................ 1-3
  Star-Hspice Platforms ...................................................................................................... 1-6
  Examining the Simulation Structure ............................................................................... 1-7
  Understanding the Data Flow .......................................................................................... 1-9
    Simulation Process Overview ......................................................................................... 1-10

Chapter 2 - Getting Started ............................................................................................ 2-1

  AC Analysis of an RC Network ....................................................................................... 2-2
  Transient Analysis of an RC Network .............................................................................. 2-5
  Transient Analysis of an Inverter .................................................................................... 2-7
Chapter 3 - Specifying Simulation Input and Controls ............................. 3-1

Using Netlist Input Files ........................................................................ 3-2

Input Netlist File (<design>.sp) Guidelines ........................................... 3-2
Input Netlist File Sections and Chapter References ............................ 3-7

Input Netlist File Composition............................................................... 3-9

Title of Simulation and .TITLE Statement ......................................... 3-9
Comments............................................................................................ 3-9
Element and Source Statements ......................................................... 3-10
.SUBCKT or .MACRO Statement ........................................................ 3-12
.ENDS or .EOM Statement .................................................................. 3-14
Subcircuit Call Statement ................................................................... 3-14
Element and Node Naming Conventions ............................................ 3-16
.GLOBAL Statement ............................................................................. 3-19
.TEMP Statement ................................................................................ 3-20
.DATA Statement .................................................................................. 3-21
.INCLUDE Statement ........................................................................... 3-29
.MODEL Statement .............................................................................. 3-30
.LIB Call and Definition Statements .................................................. 3-32
.OPTIONS SEARCH Statement .......................................................... 3-36
.PARAM Statement ............................................................................... 3-37
.PROTECT Statement .......................................................................... 3-40
.UNPROTECT Statement .................................................................... 3-40
.ALTER Statement ................................................................................ 3-40
.ALIAS Statement ............................................................................... 3-43
.DEL LIB Statement ............................................................................... 3-44
.END Statement .................................................................................. 3-48

Using Subcircuits .................................................................................. 3-49

Hierarchical Parameters ...................................................................... 3-50
Undefined Subcircuit Search ............................................................... 3-52

Discrete Device Libraries ..................................................................... 3-53

DDL Library Access ............................................................................. 3-53
Vendor Libraries .................................................................................. 3-54
Subcircuit Library Structure ................................................................. 3-55
Using Standard Input Files ................................................................. 3-56
  Design and File Naming Conventions .............................................. 3-56
  Configuration File (meta.cfg) ......................................................... 3-57
  Initialization File (hspice.ini) ......................................................... 3-57
  DC Operating Point Initial Conditions File (<design>.ic) .................. 3-57
Output Files ......................................................................................... 3-58
Using the Star-Hspice Command ......................................................... 3-61
  Prompting Script Mode ................................................................. 3-61
  Nonprompting Command Line Mode ............................................. 3-62
Improving Simulation Performance Using Multithreading .............. 3-66
  Running Star-Hspice-MT .............................................................. 3-66
  Performance Improvement Estimations ....................................... 3-67
Using PKG and EBD Simulation .......................................................... 3-68
  Options Statements ...................................................................... 3-68
  System-Level PKG and EBD Simulation .................................... 3-71
  Stand-alone PKG Simulation ....................................................... 3-71
  Stand-alone EBD Simulation ....................................................... 3-73
  Limitation ...................................................................................... 3-74
  Examples ...................................................................................... 3-74

Chapter 4 - Using Elements ............................................................... 4-1
Passive Elements ................................................................................ 4-2
  Resistors ...................................................................................... 4-2
  Capacitors ................................................................................... 4-4
  Inductors .................................................................................... 4-7
  Mutual Inductors ........................................................................ 4-9
Active Elements ............................................................................... 4-12
  Diode Element ............................................................................ 4-12
  Bipolar Junction Transistors (BJTs) Element ............................... 4-14
JFETs and MESFETs ................................................................. 4-16
MOSFETs ...................................................................................... 4-18
Transmission Lines ....................................................................... 4-21
W Element Statement .................................................................. 4-21
T Element Statement .................................................................. 4-23
U Element Statement .................................................................. 4-25
Buffers .......................................................................................... 4-27

Chapter 5 - Using Sources and Stimuli .............................................. 5-1

Independent Source Elements ..................................................... 5-2
Source Element Conventions ....................................................... 5-2
Independent Source Element ...................................................... 5-2
Star-Hspice Independent Source Functions ................................. 5-7
Pulse Source Function ................................................................. 5-7
Sinusoidal Source Function ......................................................... 5-10
Exponential Source Function ....................................................... 5-13
Piecewise Linear (PWL) Source Function ................................. 5-15
Data Driven Piecewise Linear Source Function ......................... 5-18
Single-Frequency FM Source Function ...................................... 5-20
Amplitude Modulation Source Function ..................................... 5-22

Using Voltage and Current Controlled Elements ....................... 5-24
Polynomial Functions ................................................................. 5-24
Piecewise Linear Function ......................................................... 5-28
Voltage Dependent Voltage Sources — E Elements ................... 5-29
Voltage Controlled Voltage Source (VCVS) ............................... 5-29
Behavioral Voltage Source ........................................................ 5-29
Ideal Op-Amp ............................................................................... 5-29
Ideal Transformer ....................................................................... 5-30
Voltage Dependent Current Sources — G Elements ................................. 5-34
  Voltage Controlled Current Source (VCCS) ............................................. 5-34
  Behavioral Current Source ...................................................................... 5-34
  Voltage Controlled Resistor (VCR) .......................................................... 5-35
  Voltage Controlled Capacitor (VCCAP) .................................................... 5-35
Dependent Voltage Sources — H Elements .............................................. 5-42
  Current Controlled Voltage Source — (CCVS) ........................................ 5-42
Current Dependent Current Sources — F Elements .............................. 5-46
  Current Controlled Current Source (CCCS) ........................................... 5-46
Digital and Mixed Mode Stimuli ................................................................. 5-50
  U Element Digital Input Elements and Models ...................................... 5-50
  Specifying a Digital Vector File ............................................................. 5-60
  Defining Tabular Data ........................................................................ 5-64
  Defining Vector Patterns ................................................................. 5-67
  Modifying Waveform Characteristics ............................................... 5-73

Chapter 6 - Multi-Terminal Networks ....................................................... 6-1
  Using Scattering Parameter Element ...................................................... 6-2
  Frequency Table Model ....................................................................... 6-4

Chapter 7 - Parameters and Functions .................................................... 7-1
  Using Parameters in Simulation ............................................................ 7-2
  Parameter Definition ......................................................................... 7-2
  Parameter Assignment ....................................................................... 7-3
  User-Defined Function Parameters ..................................................... 7-4
  Subcircuit Default Definitions ............................................................. 7-5
  Predefined Analysis Function .............................................................. 7-6
  Measurement Parameters ................................................................... 7-6
  Multiply Parameter ........................................................................ 7-7
Using Algebraic Expressions .............................................................. 7-8

Algebraic Expressions for Output ...................................................... 7-8

Built-In Functions .............................................................................. 7-9

User-Defined Functions .................................................................... 7-14

Parameter Scoping and Passing .......................................................... 7-15

Library Integrity .................................................................................. 7-15

Reusing Cells ...................................................................................... 7-16

Creating Parameters in a Library ....................................................... 7-16

Parameter Defaults and Inheritance .................................................. 7-19

Parameter Passing Problems ............................................................... 7-21

Chapter 8 - Specifying Simulation Output ....................................... 8-1

Using Output Statements ................................................................. 8-2

Output Commands .............................................................................. 8-2

Output Variables ................................................................................ 8-4

Displaying Simulation Results ........................................................... 8-5

.PRINT Statement .............................................................................. 8-5

.PLOT Statement ............................................................................... 8-8

.PROBE Statement ............................................................................ 8-10

.GRAPH Statement ........................................................................... 8-11

Print Control Options ........................................................................ 8-14

Subcircuit Output Printing ................................................................. 8-19

Selecting Simulation Output Parameters .......................................... 8-21

DC and Transient Output Variables .................................................. 8-21

AC Analysis Output Variables ......................................................... 8-29

Element Template Output ................................................................. 8-35

Specifying User-Defined Analysis (.MEASURE) .................................. 8-37

Measure Parameter Types ................................................................. 8-38

.MEASURE Statement: Rise, Fall, and Delay .................................... 8-39

FIND and WHEN Functions ............................................................... 8-43
Chapter 10 - DC Initialization and Operating Point Analysis ............ 10-1

Understanding the Simulation Flow ............................................. 10-2
Performing Initialization and Analysis ........................................... 10-3
Setting Initial Conditions for Transient Analysis ......................... 10-5
Using DC Initialization and Operating Point Statements ............... 10-6
  .OP Statement — Operating Point ............................................... 10-6
  Element Statement IC Parameter ................................................. 10-9
  .IC and .DCVOLT Initial Condition Statements ......................... 10-9
  .NODESET Statement ................................................................. 10-10
  Using .SAVE and .LOAD Statements ........................................... 10-11
  .DC Statement—DC Sweeps ........................................................... 10-14
Using Other DC Analysis Statements ............................................ 10-19
  .SENS Statement — DC Sensitivity Analysis ................................ 10-19
  .TF Statement — DC Small-Signal Transfer Function Analysis ...... 10-20
  .PZ Statement— Pole/Zero Analysis ............................................. 10-21
Setting DC Initialization Control Options ..................................... 10-22
  Option Descriptions .................................................................... 10-22
  Pole/Zero Analysis Options .......................................................... 10-31
Specifying Accuracy and Convergence .......................................... 10-34
  Accuracy Tolerances .................................................................... 10-34
  Accuracy Control Options ............................................................... 10-36
  Convergence Control Option Descriptions ................................... 10-36
  Autoconverge Process ................................................................... 10-42
Reducing DC Errors................................................................................... 10-45
Shorted Element Nodes............................................................................... 10-47
Conductance Insertion Using DCSTEP .................................................... 10-47
Floating Point Overflow.......................................................................... 10-48
Diagnosing Convergence Problems ......................................................... 10-49
Nonconvergence Diagnostic Table .......................................................... 10-49
Traceback of Nonconvergence Source .................................................... 10-51
Solutions for Nonconvergent Circuits ..................................................... 10-51

Chapter 11 - Performing Transient Analysis.......................................... 11-1
Understanding the Simulation Flow ......................................................... 11-2
Understanding Transient Analysis ............................................................ 11-3
  Initial Conditions for Transient Analysis ............................................. 11-3
Using the .TRAN Statement .................................................................. 11-4
Using the .BIASCHK Statement ............................................................... 11-9
  Options for the .biaschk command ..................................................... 11-11
Understanding the Control Options ......................................................... 11-12
  Method Options ................................................................................... 11-12
  Tolerance Options ............................................................................... 11-16
  Limit Options ...................................................................................... 11-21
  Matrix Manipulation Options ............................................................. 11-24
Controlling Simulation Speed and Accuracy .......................................... 11-26
  Simulation Speed ............................................................................... 11-26
  Simulation Accuracy .......................................................................... 11-26
Numerical Integration Algorithm Controls ............................................ 11-30
Selecting Timestep Control Algorithms ................................................. 11-33
  Iteration Count Dynamic Timestep Algorithm .................................... 11-34
  Local Truncation Error (LTE) Dynamic Timestep Algorithm ............... 11-35
  DVDT Dynamic Timestep Algorithm .................................................. 11-35
User Timestep Controls ................................................................. 11-36
Performing Fourier Analysis ......................................................... 11-38
  .FOUR Statement .................................................................. 11-39
  .FFT Statement .................................................................... 11-42
  FFT Analysis Output ............................................................... 11-45

Chapter 12 - AC Sweep and Small Signal Analysis ..................... 12-1
Understanding AC Small Signal Analysis ........................................ 12-2
Using the .AC Statement ........................................................... 12-4
  AC Control Options .............................................................. 12-7
Using Other AC Analysis Statements ........................................... 12-9
  .DISTO Statement — AC Small-Signal Distortion Analysis ....... 12-9
  .NOISE Statement — AC Noise Analysis ............................... 12-11
  .SAMPLE Statement — Noise Folding Analysis .................... 12-13
  .NET Statement - AC Network Analysis .................................. 12-14

Chapter 13 - Statistical Analysis and Optimization ....................... 13-1
Specifying Analytical Model Types .............................................. 13-2
Simulating Circuit and Model Temperatures ................................. 13-4
  Temperature Analysis ............................................................ 13-5
  .TEMP Statement .................................................................. 13-6
Performing Worst Case Analysis ................................................... 13-8
  Model Skew Parameters ......................................................... 13-8
Performing Monte Carlo Analysis .................................................. 13-14
  Monte Carlo Setup .............................................................. 13-14
  Monte Carlo Output ............................................................. 13-15
  .PARAM Distribution Function Syntax ................................... 13-16
  Monte Carlo Parameter Distribution Summary .......................... 13-18
  Monte Carlo Examples ........................................................ 13-18
Interface Variables ..................................................................................... 14-19
  pModel, pInstance .................................................................................. 14-20
  CMI_ResetModel .................................................................................. 14-21
  CMI_ResetInstance ............................................................................... 14-23
  CMI_AssignModelParm ....................................................................... 14-23
  CMI_AssignInstanceParm .................................................................... 14-24
  CMI_SetupModel ................................................................................. 14-25
  CMI_SetupInstance ............................................................................... 14-26
  CMI_Evaluate ....................................................................................... 14-27
  CMI_DiodeEval .................................................................................... 14-28
  CMI_Noise ............................................................................................ 14-30
  CMI_PrintModel ................................................................................... 14-32
  CMI_FreeModel .................................................................................... 14-33
  CMI_FreeInstance ................................................................................ 14-33
  CMI_WriteError ................................................................................... 14-34
  CMI_Start .............................................................................................. 14-36
  CMI_Conclude ...................................................................................... 14-36
  CMI Function Calling Protocol ............................................................. 14-37
Internal Routines ........................................................................................ 14-40
  Supporting Extended Topology ................................................................. 14-42
Conventions ............................................................................................... 14-44
  Bias Polarity Conventions for N- and P-channel Devices .................... 14-44
  Source-Drain Reversal Conventions ..................................................... 14-45
  Thread-Safe Model Code ...................................................................... 14-46

Chapter 15 - Performing Cell Characterization .......................................... 15-1
Determining Typical Data Sheet Parameters ........................................... 15-2
  Rise, Fall, and Delay Calculations ......................................................... 15-2
  Ripple Calculation ............................................................................... 15-3
  Sigma Sweep versus Delay ................................................................... 15-4
  Delay versus Fanout ............................................................................. 15-5
  Pin Capacitance Measurement ............................................................... 15-6
  Op-amp Characterization of ALM124 .................................................. 15-7
Cell Characterization Using Data Driven Analysis ........................................  15-9

Chapter 16 - Signal Integrity ........................................................................  16-1
Preparation for Simulation ............................................................................  16-2
Signal Integrity Problems ..............................................................................  16-3
Analog Side of Digital Logic .........................................................................  16-4
Optimizing TDR Packaging .........................................................................  16-9
TDR Optimization Procedure .........................................................................  16-11
Simulating Circuits with Signetics Drivers ..................................................  16-18
Simulating Circuits with Xilinx FPGAs .......................................................  16-22
Ground Bounce Simulation ..........................................................................  16-24
Coupled Line Noise .....................................................................................  16-27
PCI Modeling Using Star-Hspice .................................................................  16-33
Importance of Star-Hspice Simulation to PCI Design ..................................  16-35
PCI Speedway Star-Hspice Model .................................................................  16-35
Reference PCI Speedway Model, PCI_WC.SP ..........................................  16-38
PCI Simulation Process ..............................................................................  16-45

Chapter 17 - Performing Behavioral Modeling ..........................................  17-1
Understanding the Behavioral Design Process ............................................  17-2
Using Behavioral Elements ..........................................................................  17-3
Using Voltage and Current Controlled Elements ......................................  17-6
Polynomial Functions ..................................................................................  17-7
Piecewise Linear (PWL) Function ...............................................................  17-10
Dependent Voltage Sources — E Elements .................................................  17-11
Voltage Controlled Voltage Source (VCVS) ..............................................  17-11
Behavioral Voltage Source .......................................................................  17-11
Ideal Op-Amp .............................................................................................  17-11
Ideal Transformer .......................................................................................  17-12
Dependent Current Sources — G Elements............................................... 17-16
  Voltage Controlled Current Source (VCCS)......................................... 17-16
  Behavioral Current Source ................................................................ 17-16
  Voltage Controlled Resistor (VCR).................................................... 17-16
  Voltage Controlled Capacitor (VCCAP).............................................. 17-17

Dependent Voltage Sources – H Elements ................................................ 17-23
  Current Controlled Voltage Source (CCVS)...................................... 17-23

Current Dependent Current Sources — F Elements .................................. 17-27
  Current Controlled Current Source (CCCS)...................................... 17-27

Modeling with Digital Behavioral Components ...................................... 17-31
  Behavioral AND and NAND Gates .................................................. 17-31
  Behavioral D-Latch ........................................................................ 17-32
  Behavioral Double-Edge Triggered Flip-Flop .................................... 17-36

Calibrating Digital Behavioral Components.......................................... 17-40
  Building Behavioral Lookup Tables .............................................. 17-40
  Optimizing Behavioral CMOS Inverter Performance........................ 17-46
  Optimizing Behavioral Ring Oscillator Performance........................ 17-50

Using Analog Behavioral Elements......................................................... 17-53
  Behavioral Integrator....................................................................... 17-53
  Behavioral Differentiator ............................................................... 17-55
  Ideal Transformer............................................................................ 17-57
  Behavioral Tunnel Diode ............................................................... 17-58
  Behavioral Silicon Controlled Rectifier (SCR).................................. 17-59
  Behavioral Triode Vacuum Tube Subcircuit .................................... 17-60
  Behavioral Amplitude Modulator ................................................... 17-62
  Behavioral Data Sampler ................................................................ 17-63

Using Op-Amps, Comparators, and Oscillators........................................ 17-65
  Star-Hspice Op-Amp Model Generator ........................................... 17-65
  Op-Amp Element Statement Format............................................... 17-66
  Op-Amp .MODEL Statement Format............................................... 17-66
Op-Amp Subcircuit Example ................................................................. 17-74
741 Op-Amp from Controlled Sources ................................................. 17-76
Inverting Comparator with Hysteresis ............................................... 17-79
Voltage Controlled Oscillator (VCO) .................................................. 17-81
LC Oscillator ....................................................................................... 17-83
Using a Phase Locked Loop Design ................................................. 17-88
Phase Detector Using Multi-Input NAND Gates ......................... 17-88
PLL BJT Behavioral Modeling .......................................................... 17-92
References ....................................................................................... 17-100

Chapter 18 - Performing Pole/Zero Analysis ........................................ 18-1
Understanding Pole/Zero Analysis ................................................... 18-2
Using Pole/Zero Analysis ................................................................. 18-3
.PZ (Pole/Zero) Statement ................................................................. 18-3
Pole/Zero Analysis Examples .......................................................... 18-5

Chapter 19 - Performing FFT Spectrum Analysis ................................... 19-1
Using Windows In FFT Analysis ....................................................... 19-3
Using the .FFT Statement ................................................................. 19-7
Examining the FFT Output ............................................................... 19-10
AM Modulation .................................................................................. 19-13
Balanced Modulator and Demodulator ............................................. 19-16
Signal Detection Test Circuit ........................................................... 19-24
References ........................................................................................ 19-29

Chapter 20 - Modeling Filters and Networks ....................................... 20-1
Understanding Transient Modeling .................................................. 20-2
Using G and E Elements ................................................................. 20-4
Laplace Transform Function Call ..................................................... 20-4
Element Statement Parameters .............................................................. 20-10
Laplace Band-Reject Filter ................................................................. 20-12
Example .............................................................................................. 20-13
Laplace Low-Pass Filter ...................................................................... 20-15
Circular Convolution Example ............................................................ 20-18
Laplace and Pole-Zero Modeling ............................................................. 20-21
   Laplace Transform (LAPLACE) Function ........................................ 20-21
   Laplace Transform POLE (Pole/Zero) Function ............................ 20-29
   AWE Transfer Function Modeling ................................................. 20-36
   Y Parameter Line Modeling ............................................................. 20-40
   Comparison of Circuit and Pole/Zero Models .............................. 20-44
Modeling Switched Capacitor Filters ..................................................... 20-49
   Switched Capacitor Network .......................................................... 20-49
   Switched Capacitor Filter Example ............................................... 20-51
   References ....................................................................................... 20-56

Chapter 21 - Timing Analysis Using Bisection ........................................ 21-1
   Understanding Bisection ................................................................. 21-2
   Understanding the Bisection Methodology ...................................... 21-5
      Measurement ............................................................................... 21-5
      Optimization ............................................................................... 21-5
   Using Bisection .............................................................................. 21-6
      Examining the Command Syntax ............................................... 21-7
   Setup Time Analysis ...................................................................... 21-10
   Minimum Pulse Width Analysis .................................................... 21-16

Chapter 22 - Running Demonstration Files .......................................... 22-1
   Using the Demo Directory Tree ...................................................... 22-2
   Running the Two-Bit Adder Demo ................................................... 22-3
   Running the MOS I-V and C-V Plotting Demo ............................... 22-7
Running the CMOS Output Driver Demo ................................................. 22-12
Running the Temperature Coefficients Demo ....................................... 22-18
Simulating Electrical Measurements ...................................................... 22-20
Modeling Wide-Channel MOS Transistors .............................................. 22-23
Examining the Demonstration Input Files .............................................. 22-26

**Appendix A - FAQ/Troubleshooting A-1**

- Analysis ........................................................................................................ A-2
- Documentation ............................................................................................. A-4
- Environment Variables ............................................................................... A-6
- Error Messages .......................................................................................... A-7
- Input ........................................................................................................... A-12
- Installation Issues ..................................................................................... A-13
- Licensing/Access Issues .......................................................................... A-15
- Limitations ................................................................................................. A-17
- Miscellaneous ........................................................................................... A-18
- Models ....................................................................................................... A-20
- MS Windows/PC Issues .......................................................................... A-24
- Netlist/Options ......................................................................................... A-28
- Output ........................................................................................................ A-33
- W Element/Field Solver .......................................................................... A-35
- Waveform Viewing .................................................................................. A-36

**Appendix B - Interfaces For Design Environments B-1**

- AvanLink to Cadence Composer and Analog Artist ................................. B-2
  - Features ................................................................................................... B-2
  - Environment ............................................................................................ B-3
AvanLink Design Flow .............................................................. B-4
Schematic Entry and Library Operations .................................. B-5
Netlist Generation ................................................................. B-6
Simulation .............................................................................. B-7
Waveform Display ............................................................... B-7

AvanLink for Design Architect ................................................ B-8
Features ................................................................................ B-8
Environment ........................................................................ B-9
AvanLink-DA Design Flow .................................................. B-10
Schematic Entry and Library Operations .............................. B-10
Netlist Generation .............................................................. B-12
Simulation ........................................................................... B-12
Waveform Display ............................................................. B-12

Viewlogic Links ..................................................................... B-13

Appendix C - Performing Library Encryption C-1

Understanding Library Encryption ........................................ C-2
  Controlling the Encryption Process .................................... C-2
  Library Structure .............................................................. C-2
Knowing the Encryption Guidelines .................................... C-5
Installing and Running the Encryptor ................................. C-7
  Installing the Encryptor .................................................... C-7
  Running the Encryptor ...................................................... C-7
Understanding Metaencrypt Features ................................. C-9
  New 8-Byte Key Encryption ............................................. C-9
  Encryption Structure ........................................................ C-9
  Supporting the .sp File Encryption ..................................... C-10
  Supporting .lib File Encryption ......................................... C-11
  Supporting .inc File Encryption ........................................ C-12
  Supporting .load Encryption ............................................ C-13
  Supporting 80+ Columns Encryption .................................. C-13
Appendix D - Full Simulation Examples D-1

Full Simulation Example with AvanWaves.................................................. D-2
  Input Netlist and Circuit........................................................................... D-2
  Execution and Output Files ...................................................................... D-4
  Simulation Graphical Output in AvanWaves............................................. D-10

Full Simulation Example with Cosmos-Scope ........................................... D-14
  Input Netlist and Circuit......................................................................... D-14
  Execution and Output Files.................................................................... D-16
  Using Cosmos-Scope to View Star-Hspice Results................................. D-16
Chapter 1

Introducing Star-Hspice

The Star-Hspice optimizing analog circuit simulator is Avant!’s industrial-grade circuit analysis product for the simulation of electrical circuits in steady-state, transient, and frequency domains. Circuits are accurately simulated, analyzed, and optimized from DC to microwave frequencies greater than 100 GHz.

Star-Hspice is ideal for cell design and process modeling and is the tool of choice for signal-integrity and transmission-line analysis.

This chapter covers the following topics:

■ Star-Hspice Applications
■ Star-Hspice Features
■ Star-Hspice Platforms
■ Examining the Simulation Structure
■ Understanding the Data Flow
Star-Hspice Applications

Star-Hspice is unequalled for fast, accurate circuit and behavioral simulation. It facilitates circuit-level analysis of performance and yield utilizing Monte Carlo, worst case, parametric sweep, and data-table sweep analysis while employing the most reliable automatic convergence capability. Star-Hspice forms the cornerstone of a suite of Avant! tools and services that allow accurate calibration of logic and circuit model libraries to actual silicon performance.

The size of the circuits simulated by Star-Hspice is limited only by the virtual memory of the computer being used. Star-Hspice software is optimized for each computer platform with interfaces available to a variety of design frameworks.
Star-Hspice is compatible with most SPICE variations, and has the following additional features:

- Superior convergence
- Accurate modeling, including many foundry models
- Hierarchical node naming and reference
- Circuit optimization for models and cells, with incremental or simultaneous multiparameter optimizations in AC, DC, and transient simulations
- Interpreted Monte Carlo and worst-case design support
- Input, output, and behavioral algebraics for parameterizable cells
- Cell characterization tools for calibrating library models for higher-level logic simulators
- Geometric lossy coupled transmission lines for PCB, multi-chip, package, and IC technologies
- Discrete component, pin, package, and vendor IC libraries
- AvanWaves interactive waveform graphing and analysis from multiple simulations

**Figure 1-2: Star-Hspice Circuit Analysis Types**
Simulation at the integrated circuit level and at the system level requires careful planning of the organization and interaction between transistor models and subcircuits. Methods that worked for small circuits might have too many limitations when applied to higher-level simulations.

You can organize simulation circuits and models to run using the following Star-Hspice features:

- Explicit include files – .INC statement
- Implicit include files – .OPTION SEARCH = ‘lib_directory’
- Algebraics and parameters for devices and models – .PARAM statement
- Parameter library files – .LIB statement
- Automatic model selector – LMIN, LMAX, WMIN, WMAX model parameters
- Parameter sweep – SWEEP analysis statement
- Statistical analysis – SWEEP MONTE analysis statement
- Multiple alternative – .ALTER statement
- Automatic measurements – .MEASURE statement
# Star-Hspice Platforms

Star-Hspice is available for the following platforms and operating systems:

<table>
<thead>
<tr>
<th>Platform</th>
<th>Operating System</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sun Ultra</td>
<td>Solaris 5.5, 5.7 and 5.8</td>
</tr>
<tr>
<td>Sun Sparc</td>
<td>Solaris 5.5</td>
</tr>
<tr>
<td>Sun Blade</td>
<td>Solaris 5.8</td>
</tr>
<tr>
<td>HP PA</td>
<td>UX 10.20, UX 11.00</td>
</tr>
<tr>
<td>IBM RS6000</td>
<td>AIX 4.3</td>
</tr>
<tr>
<td>DEC Alpha</td>
<td>OSF 4.0</td>
</tr>
<tr>
<td>SGI</td>
<td>IRIX 6.5</td>
</tr>
<tr>
<td>PC (Intel CPU)</td>
<td>Windows 95, 98, ME, 2000, NT 4.0, and XP.</td>
</tr>
<tr>
<td>Linux</td>
<td>RedHat 6.2, 7.0/7.1 (Does not support MOSFET level 29 and level 45).</td>
</tr>
</tbody>
</table>

**Note:** Star-Hspice supports a single AMD CPU for WinNT4.0, and RedHat 7.0/7.1
Examining the Simulation Structure

Figure 1-4 shows the program structure for simulation experiments.

**Figure 1-4: Simulation Program Structure**

Analysis and verification of complex designs are typically organized around a series of experiments. These experiments are simple sweeps or more complex Monte Carlo, optimization, and setup and hold violation analyses that analyze DC, AC, and transient conditions.

For each simulation experiment, tolerances and limits must be specified to achieve the desired goals, such as optimizing or centering a design. Common factors for each experiment are process, voltage, temperature, and parasitics.
Two terms are used to describe experimental methods using Star-Hspice:

- Single point – a single point experiment is a simple procedure that produces a single result, or a single set of output data.
- Multipoint – an analysis (single point) sweep is performed for each value in an outer loop (multipoint) sweep.

The following are examples of multipoint experiments:

- Process variation – Monte Carlo or worst case model parameter variation
- Element variation – Monte Carlo or element parameter sweeps
- Voltage variation – VCC, VDD, and substrate supply variation
- Temperature variation – design temperature sensitivity
- Timing analysis – basic timing, jitter, and signal integrity analysis
- Parameter optimization – balancing complex constraints such as speed versus power or frequency versus slew rate versus offset for analog circuits
Understanding the Data Flow

Star-Hspice accepts input and simulation control information from a number of different sources. It can output results in a number of convenient forms for review and analysis. The overall Star-Hspice data flow is shown in Figure 1-5.

To begin the design entry and simulation process, create an input netlist file. Most schematic editors and netlisters support the SPICE or Star-Hspice hierarchical format. The analyses specified in the input file are executed during the Star-Hspice run. Star-Hspice stores the simulation results requested in either an output listing file or, if .OPTIONS POST is specified, a graph data file. If POST is specified, the complete circuit solution (in either steady state, time, or frequency domain) is stored. The results for any nodal voltage or branch current can then be viewed or plotted using a high-resolution graphic output terminal or laser printer. Star-Hspice has a complete set of print and plot variables for viewing analysis results.

The Star-Hspice program has a textual command line interface. For example, the program is executed by entering the hspice command, the input file name, and the desired options at the prompt in a UNIX shell, on a DOS command line, or by clicking on an icon in a Windows environment. You can have the Star-Hspice program simulation output appear in either an output listing file or in a graph data file. Star-Hspice creates standard output files to describe initial conditions (.ic extension) and output status (.st0 extension). In addition, Star-Hspice creates various output files in response to user-defined input options—for example, a <design>.tr0 file in response to a .TRAN transient analysis statement.

The AvanWaves output display and analysis program has a graphical user interface. Execute AvanWaves operations using the mouse to select options and execute commands in various AvanWaves windows. Refer to the AvanWaves User Guide for instructions on using AvanWaves.
Simulation Process Overview

Figure 1-6 is a diagram of the Star-Hspice simulation process. The following section summarizes the steps in a typical simulation.
Figure 1-6: Star-Hspice Simulation Process

1. Invocation
   \texttt{hspice -i demo.ip -o demo.lis}
   
2. Run script
   Select version
   Select best architecture
   Run Star-Hspice program

3. Licensing
   Find license file in \texttt{LM_LICENSE_FILE}
   Get FLEXlm license token

4. Simulation configuration
   Read \texttt{~/.meta.cfg} or \texttt{<installdir>/meta.cfg}

5. Design input
   Read input file: \texttt{demo.sp}
   Open temp. files in \texttt{$tmpdir}$
   Open output file \texttt{hspice.ini}

6. Library input
   Read \texttt{.INCLUDE} statement files
   Read \texttt{.LIB}
   Read implicit include (.inc) files

7. Operating point
   Initialization
   Read \texttt{.ic} file (optional)
   Find operating point
   Write \texttt{.ic} file (optional)

8. Multipoint analysis
   Open measure data file \texttt{.mt0}
   Initialize outer loop sweep
   Set analysis temperature

9. Single point analysis
   Open graph data file \texttt{.tr0}
   Perform analysis sweep

10. Worst case .ALTER
    Process library delete/add
    Process parameter and topology changes

11. Clean up
    Close all files
    Release all tokens

Perform these steps to execute a Star-Hspice simulation.
1. **Invocation**
   
   Invoke Star-Hspice with a UNIX command such as:

   ```bash
   hspice demo.sp > demo.out &
   ```

   The Star-Hspice shell is invoked, with an input netlist file `demo.sp` and an output listing file `demo.out`. The “&” at the end of the command invokes Star-Hspice in the background so that the window and keyboard can still be used while Star-Hspice runs.

2. **Script execution**
   
   The Star-Hspice shell starts the `hspice` executable from the appropriate architecture (machine type) directory. The UNIX run script launches a Star-Hspice simulation. This procedure is used to establish the environment for the Star-Hspice executable. The script prompts for information, such as the platform you are running on and the version of Star-Hspice you want to run. (Available versions are determined when Star-Hspice is installed.)

3. **Licensing**
   
   Star-Hspice supports the FLEXlm licensing management system. With FLEXlm licensing, Star-Hspice reads the environment variable `LM_LICENSE_FILE` for the location of the `license.dat` file.

   If there is an authorization failure, the job terminates at this point, printing an error message in the output listing file.

4. **Simulation configuration**
   
   Star-Hspice reads the appropriate `meta.cfg` file. The search order for the configuration file is the user login directory and then the product installation directory.

5. **Design input**
   
   Star-Hspice opens the input netlist file. If the input netlist file does not exist, a “no input data” error appears in the output listing file.

   Three scratch files are opened in the `/tmp` directory. You can change this directory by resetting the `TMPDIR` environment variable in the Star-Hspice command script.
Star-Hspice opens the output listing file. If you do not have ownership of the current directory, Star-Hspice terminates with a “file open” error.

An example of a simple Star-Hspice input netlist is:

```star
Inverter Circuit

OPTIONS LIST NODE POST
.TRAN 200P 20N SWEEP TEMP -55 75 10
.PRINT TRAN V(IN) V(OUT)
M1 VCC IN OUT VCC PCH L = 1U W = 20U
M2 OUT IN 0 0 NCH L = 1U W = 20U
VCC VCC 0 5
VIN IN 0 0 PULSE .2 4.8 2N 1N 1N 5N 20N CLOAD OUT 0 .75P
.MODEL PCH PMOS
.MODEL NCH NMOS
.ALTER
CLOAD OUT 0 1.5P
.END
```

6. Library input

   Star-Hspice reads any files specified in .INCLUDE and .LIB statements.

7. Operating point initialization

   Star-Hspice reads any initial conditions specified in .IC and .NODESET statements, finds an operating point (that can be saved with a .SAVE statement), and writes any operating point information you requested.

8. Multipoint analysis

   Star-Hspice performs the experiments specified in analysis statements. In the above example, the .TRAN statement causes Star-Hspice to perform a multipoint transient analysis for 20 ns for temperatures ranging from -55°C to 75°C in steps of 10°C.

9. Single-point analysis

   Star-Hspice performs a single or double sweep of the designated quantity and produces one set of output files.
10. Worst case .ALTER

Simulation conditions may be varied and the specified single or multipoint analysis repeated. In the above example, CLOAD is changed from 0.75 pF to 1.5 pF, and the multipoint transient analysis is repeated.

11. Normal termination

After completing the simulation, Star-Hspice closes all files that it opened and releases all license tokens.
Chapter 2

Getting Started

The examples in this chapter show you how to run Star-Hspice to perform some simple analyses.

This chapter includes the following examples:

- AC Analysis of an RC Network
- Transient Analysis of an RC Network
- Transient Analysis of an Inverter
AC Analysis of an RC Network

Figure 2-1 shows a simple RC network with a DC and AC source applied. The circuit consists of two resistors, R1 and R2, capacitor C1, and the source V1. Node 1 is the connection between the source positive terminal and R1. Node 2 is where R1, R2, and C1 are connected. Star-Hspice ground is always node 0.

The Star-Hspice netlist for the RC network circuit is:

```
A SIMPLE AC RUN
.OPTIONS LIST NODE POST
.OP
.AC DEC 10 1K 1MEG
.PRINT AC V(1) V(2) I(R2) I(C1)
V1 1 0 10 AC 1
R1 1 2 1K
R2 2 0 1K
C1 2 0 .001U
.END
```

Follow the procedure below to perform an AC analysis for the RC network circuit.
1. Type the above netlist into a file named `quickAC.sp`.

2. Run a Star-Hspice analysis by typing

   ```
   hspice quickAC.sp > quickAC.lis
   ```

   When the run finishes Star-Hspice displays

   ```
   >info:     ***** hspice job concluded
   ```

   followed by a line that shows the amount of real time, user time, and system time needed for the analysis.

   The following new files are present in your run directory:

   - `quickAC.ac0`
   - `quickAC.ic`
   - `quickAC.lis`
   - `quickAC.st0`.

3. Use an editor to view the `.lis` and `.st0` files to examine the simulation results and status.

4. Run AvanWaves and open the `.sp` file. Select the `quickAC.ac0` file from the **Results Browser** window to view the waveform. Display the voltage at node 2, using a log scale on the x-axis.

   Figure 2-2 shows the waveform that was produced by sweeping the response of node 2 as the frequency of the input was varied from 1 kHz to 1 MHz.

   **Figure 2-2: RC Network Node 2 Frequency Response**
The file *quickAC.lis* displays the input netlist, details about the elements and topology, operating point information, and the table of requested data as the input is swept from 1 kHz to 1 MHz. The files *quickAC.ic* and *quickAC.st0* contain information about the DC operating point conditions and the Star-Hspice run status, respectively. The operating point conditions can be used for subsequent simulation runs using the .LOAD statement.
As a second example, run a transient analysis using the same RC network as in Figure 2-1, but adding a pulse source to the DC and AC sources.

1. Type the following equivalent Star-Hspice netlist into a file named *quickTRAN.sp*.

   ```
   A SIMPLE TRANSIENT RUN
   .OPTIONS LIST NODE POST
   .OP
   .TRAN 10N 2U
   .PRINT TRAN V(1) V(2) I(R2) I(C1)
   V1 1 0 10 AC 1 PULSE 0 5 10N 20N 20N 500N 2U
   R1 1 2 1K
   R2 2 0 1K
   C1 2 0 .001U
   .END
   ```

   Note that the V1 source specification has added a pulse source. The syntax for pulse sources and other types of sources is described in “Using Sources and Stimuli” on page 5-1.

2. Type the following to run Star-Hspice.

   ```bash
   hspice quickTRAN.sp > quickTRAN.lis
   ```

3. Use an editor to view the .lis and .st0 files to examine the simulation results and status.

4. Run AvanWaves and open the .sp file. Select the *quickTRAN.tr0* file from the Results Browser window to view the waveform. Display the voltage at nodes 1 and 2 on the x-axis.

The waveforms are shown in Figure 2-3.
Figure 2-3: Voltages at RC Network Circuit Node 1 and Node 2
**Transient Analysis of an Inverter**

As a final example, analyze the behavior of the simple MOS inverter shown in Figure 2-4.

![MOS Inverter Circuit](image)

1. Type the following netlist data into a file named `quickINV.sp`.
   ```
   Inverter Circuit
   .OPTIONS LIST NODE POST
   .TRAN 200P 20N
   .PRINT TRAN V(IN) V(OUT)
   M1 OUT IN VCC VCC PCH L = 1U W = 20U
   M2 OUT IN 0 0 NCH L = 1U W = 20U
   VCC VCC 0 5
   VIN IN 0 0 PULSE .2 4.8 2N 1N 1N 5N 20N
   CLOAD OUT 0 .75P
   .MODEL PCH PMOS LEVEL = 1
   .MODEL NCH NMOS LEVEL = 1
   .END
   ```

2. Type the following to run Star-Hpice.
   ```
   hspice quickINV.sp > quickINV.lis
   ```
Use AvanWaves to examine the voltage waveforms at the inverter IN and OUT nodes. The waveforms are shown in Figure 2-5.

**Figure 2-5: Voltage at MOS Inverter Node 1 and Node 2**
Chapter 3

Specifying Simulation Input and Controls

This chapter describes the input requirements, methods of entering data, and Star-Hspice statements used to enter input. This chapter covers the following topics:

- Using Netlist Input Files
- Input Netlist File Composition
- Using Subcircuits
- Discrete Device Libraries
- Using Standard Input Files
- Output Files
- Using the Star-Hspice Command
- Improving Simulation Performance Using Multithreading
- Using PKG and EBD Simulation
Using Netlist Input Files

This section describes how to use standard Star-Hspice netlist input files.

Input Netlist File (<design>.sp) Guidelines

Star-Hspice operates on an input netlist file and stores results in either an output listing file or a graph data file. The Star-Hspice input file, with the name <design>.sp (although the filename can be anything, we recommend this form for clarity), contains the following:

- Design netlist (with subcircuits and macros, power supplies, and so on)
- Statement naming the library to be used (optional)
- Specification of the analysis to be run (optional)
- Specification of the output desired (optional)

Input netlist and library input files are generated by a schematic netlister or with a text editor.

Statements in the input netlist file can be in any order, except that the first line is a title line, and the last .ALTER submodule must appear at the end of the file before the .END statement.

Note: If there is no .END statement at the end of the input netlist file or no carriage return after the .END statement, an error message is issued.

Input Line Format

- The input netlist file cannot be in a packed or compressed format.
- The Star-Hspice input reader can accept an input token, such as a statement name, a node name, or a parameter name or value. A valid string of characters between two token delimiters is accepted as a token. See “Delimiters” on page 3-3.
- Input filename length, statement length, and equation length can be up to 1024 characters.
Upper and lower case are ignored, except in quoted filenames.

A statement may be continued on the next line by entering a plus (+) sign as the first nonnumeric, nonblank character in the next line.

All statements, including quoted strings such as paths and algebraics, are continued with a backslash (\) or a double backslash (\\) at the end of the line to be continued. The single backslash preserves white space and the double backslash squeezes out any white space between the continued lines. The double backslash guarantees that path names are joined without interruption. Input lines can be 1024 characters long, so folding and continuing a line is generally only necessary to improve readability.

Add comments at any place in the file. Lines beginning with an asterisk (*) are comments. To place a comment on the same line as input text, enter a dollar sign ($), preceded by one or more blanks, after the input text.

An error is issued when a special control character is encountered in the input netlist file. Since most systems cannot print special control characters, the error message is ambiguous because the erroneous character cannot be shown in the error message. Use the .OPTIONS BADCHAR statement to locate such errors. The default for BADCHAR is “off”.

Names

Names must begin with an alphabetic character, but thereafter can contain numbers and the following characters:

! # $ % * + - / < > [ ] _

Names are input tokens that must be preceded and followed by token delimiters. See “Delimiters” below.

Names can be 1024 characters long.

Names are not case sensitive.

Delimiters

An input token is any item in the input file that Star-Hspice recognizes. Input token delimiters are: tab, blank, comma, equal sign (=), and parentheses “( )”.

Single or double quotes delimit expressions and filenames.
Element attributes are delimited by colons (“M1:beta”, for example).
Hierarchy is indicated by periods. For example, “X1.A1.V” is the V node on subcircuit A1 of circuit X1.

### Nodes
- Node identifiers can be up to 1024 characters long, including periods and extensions.
- Numerical node names are valid in the range of 0 through 9999999999999999 (1-1E16).
- Leading zeros are ignored in node numbers.
- Trailing characters are ignored in node numbers. For example, node 1A is the same as node 1. Exception: Star-Hspice recognizes the following special alphabetic trailing characters (d, e, f, g, i, m, n, o, p, u, x, k, t).
- A node name can begin with any of the following characters: # _ ! %.
- Nodes are made global across all subcircuits by a .GLOBAL statement.
- Node 0, GND, GND!, and GROUND all refer to the global Star-Hspice ground. Star-Hspice treats nodes with any of these names as a ground node during simulation, and produces $v(0)$ into the output files.

### Instance Names
- The names of element instances begin with the element key letter (for example, M for a MOSFET element, D for a diode, R for a resistor, and so on), except in subcircuits.
- Subcircuit instance names begin with “X”. (Subcircuits are sometimes called macros or modules.)
- Instance names are limited to 1024 characters.
- .OPTIONS LENNAM controls the length of names in Star-Hspice printouts (default = 8).
Hierarchy Paths

- Path hierarchy is indicated by a period.
- Paths can be up to 1024 characters long.
- Path numbers compress the hierarchy for post-processing and listing files.
- Path number cross references are found in the listing and in the `<design>.pa0` file.
- `.OPTIONS PATHNUM` controls whether full path names or path numbers are shown in list files.

Numbers

- Numbers are entered as integer or real.
- Numbers can use exponential format or engineering key letter format, but not both (1e-12 or 1p, but not 1e-6u).
- Exponents are designated by D or E.
- Exponent size is limited by `.OPTIONS EXPMAX`.
- Trailing alphabetic characters are interpreted as units comments.
- Units comments are not checked.
- `.OPTIONS INGOLD` controls the format of numbers in printouts.
- `.OPTIONS NUMDGT = x` controls the listing printout accuracy.
- `.OPTIONS MEASDGT = x` controls the measure file printout accuracy.
- `.OPTIONS VFLOOR = x` specifies the smallest voltage for which the value will be printed. Smaller voltages are printed as 0.

Parameters and Expressions

- Parameter names follow Star-Hspice name syntax rules, except that names must begin with an alphabetic character. The other characters must be either a number, or one of the following characters:
  
  ! # $ % [ ] _
  
- Parameter hierarchy overrides and defaults are defined by `.OPTIONS PARHIER = global | local`. 
The last parameter definition or .OPTIONS statement is used if multiple definitions exist. This is true even if the last definition or .OPTIONS statement is later in the input than a reference to the parameter or option. No warning is issued when a redefinition occurs.

If a parameter is used in another parameter definition, the first parameter must be defined before the second parameter definition.

In your design parameter name selection, be careful to avoid conflicts with parameterized libraries.

Expressions are delimited by single or double quotes and are limited to 256 characters.

A line can be continued to improve readability by using a double slash at end of the line (\).

Function nesting is limited to three levels.

No user-defined function may have more than two arguments.

Use the PAR(expression or parameter) function to evaluate expressions in output statements.

**Input Netlist File Structure**

A Star-Hspice input netlist file should consist of one main program and one or more optional submodules. Use a submodule (preceded by an .ALTER statement) to automatically change an input netlist file and rerun the simulation with different options, netlist, analysis statements, and test vectors.

You can use several high-level call statements to restructure the input netlist file modules. These are the .INCLUDE, .LIB and .DEL LIB statements. These statements can call netlists, model parameters, test vectors, analysis, and option macros into a file from library files or other files. The input netlist file also can call an external data file that contains parameterized data for element sources and models.

**Schematic Netlists**

Star-Hspice circuits typically are generated from schematics by netlisters. Star-Hspice accepts either hierarchical or flat netlists. The normal SPICE netlisters flatten out all subcircuits and rename all nodes to numbers. Avoid flat netlisters if possible.
The process of creating a schematic involves:
- Symbol creation with a symbol editor
- Circuit encapsulation
- Property creation
- Symbol placement
- Symbol property definition
- Wire routing and definition

**Input Netlist File Sections and Chapter References**

<table>
<thead>
<tr>
<th>Sections</th>
<th>Examples</th>
<th>Ch</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Title</td>
<td>.TITLE</td>
<td>3</td>
<td>The first line is the input netlist file title</td>
</tr>
<tr>
<td>Set-up</td>
<td>.OPTIONS</td>
<td>9</td>
<td>Sets conditions for simulation</td>
</tr>
<tr>
<td></td>
<td>.IC or .NODESET</td>
<td>10</td>
<td>Initial values in circuit and subcircuit</td>
</tr>
<tr>
<td></td>
<td>.PARAM</td>
<td>7</td>
<td>Set parameter values in the netlist</td>
</tr>
<tr>
<td></td>
<td>.GLOBAL</td>
<td>7</td>
<td>Set node name globally in netlist</td>
</tr>
<tr>
<td>Sources</td>
<td>Sources (I or V) and digital inputs</td>
<td>5</td>
<td>Sets input stimuli</td>
</tr>
<tr>
<td>Netlist</td>
<td>Circuit elements</td>
<td>3-4</td>
<td>Circuit for simulation</td>
</tr>
<tr>
<td></td>
<td>.SUBKCT, .ENDS</td>
<td>3</td>
<td>Subcircuit definitions</td>
</tr>
<tr>
<td>Analysis</td>
<td>.DC, .TRAN, .AC, etc.</td>
<td>10-12</td>
<td>Statements to perform analyses</td>
</tr>
<tr>
<td></td>
<td>.SAVE and .LOAD</td>
<td>10</td>
<td>Save and load operating point info</td>
</tr>
<tr>
<td></td>
<td>.DATA</td>
<td>3</td>
<td>Create table for data-driven analysis</td>
</tr>
<tr>
<td></td>
<td>.TEMP</td>
<td>3</td>
<td>Set analysis temperature</td>
</tr>
</tbody>
</table>
### Using Netlist Input Files

#### Specifying Simulation Input and Controls

<table>
<thead>
<tr>
<th>Sections</th>
<th>Examples</th>
<th>Ch</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output</td>
<td>.PRINT, .PLOT, .GRAPH, .PROBE</td>
<td>8</td>
<td>Statements to output variables</td>
</tr>
<tr>
<td></td>
<td>.MEASURE</td>
<td>8</td>
<td>Statement to evaluate and report user-defined functions of a circuit</td>
</tr>
<tr>
<td>Library, Model and File Inclusion</td>
<td>.INCLUDE</td>
<td>3</td>
<td>General include files</td>
</tr>
<tr>
<td></td>
<td>.MODEL</td>
<td>3, 8</td>
<td>Element model descriptions</td>
</tr>
<tr>
<td></td>
<td>.LIB</td>
<td>3</td>
<td>Library</td>
</tr>
<tr>
<td></td>
<td>.&lt;UN&gt;PROTECT</td>
<td>3</td>
<td>Control printback to output listing</td>
</tr>
<tr>
<td>Alter blocks</td>
<td>.ALTER</td>
<td>3</td>
<td>Sequence for in-line case analysis</td>
</tr>
<tr>
<td></td>
<td>.DELETE LIB</td>
<td>3</td>
<td>Removes previous library selection</td>
</tr>
<tr>
<td>End of netlist</td>
<td>.END</td>
<td>3</td>
<td>Required statement to end the netlist</td>
</tr>
</tbody>
</table>
Input Netlist File Composition

Title of Simulation and .TITLE Statement

The simulation title is set using the first line of the input file. This line is always read and used as the title of the simulation regardless of the contents of this line. The title is printed verbatim in each section heading of the output listing file of the simulation.

The .TITLE statement, as shown in the first syntax below, can be used on the first line of the netlist to set the title, although the .TITLE syntax is not necessary. In the second form shown below, the string is the first line of the input file. The first line of the input file is always the implicit title. If a Star-Hspice statement appears as the first line in a file, it is interpreted as a title and is not executed.

An .ALTER statement does not support the usage of .TITLE. To change a title for a .ALTER statement, place the title content in the .ALTER statement itself.

Syntax

```
.TITLE <string of up to 72 characters>

or

<string of up to 72 characters>
```

Comments

An asterisk (*) as the first nonblank character or an inline dollar sign ($) indicates a comment statement.

Syntax

```
* <comment on a line by itself>

or

<HSPICE statement> $ <comment following HSPICE input>
```
Example

*Rf = 1k   GAIN SHOULD BE 100
$ MAY THE FORCE BE WITH MY CIRCUIT
VIN 1 0 PL 0 0 5V 5NS $ 10v 50ns
R12 1 0 1MEG $ FEED BACK

You can place comment statements anywhere in the circuit description.

The * must be in the first space on the line.

The $ must be used for comments that do not begin at the first space on a line (for example, for comments that follow Star-Hspice input on the same line). The $ must be preceded by a space or comma if it is not the first nonblank character. The $ is allowed within node or element names.

Element and Source Statements

Element statements describe the netlists of devices and sources. Elements are connected to one another by nodes, which can either be numbers or names. Element statements specify

- Type of device
- Nodes to which the device is connected
- Parameter values that describe the operating electrical characteristics of the device

Element statements also can reference model statements that define the electrical parameters of the element.

Element statements for the various types of Star-Hspice elements are described in the chapters on those types of elements.

Syntax

```
elname <node1 node2 ... nodeN> <mname>
   + <pname1 = val1> <pname2 = val2> <M = val>
```

or

```
elname <node1 node2 ... nodeN> <mname>
   + <pname = ’expression’> <M = val>
```
or

    elname <node1 node2 ... nodeN> <mname> + <v1 v2 ... vN>

where:

    elname        Element name that cannot exceed 1023 characters, and must begin with a specific letter for each element type:
                   B    IBIS buffer
                   C    Capacitor
                   D    Diode
                   E,F,G,H  Dependent current and voltage sources
                   I    Current source
                   J    JFET or MESFET
                   K    Mutual inductor
                   L    Inductor
                   M    MOSFET
                   Q    BJT
                   R    Resistor
                   T,U,W  Transmission line
                   V    Voltage source
                   X    Subcircuit call

    node1 ...    Node names are identifiers of the nodes to which the element is connected. Node names must begin with a letter that may be followed by up to 1023 additional alphanumeric characters. The following characters are not allowed in node names: = () , " <space>

    mname        Model reference name is required for all elements except passive devices.

    pname1 ...    Element parameter name used to identify the parameter value that follows this name.

    expression    Any mathematical expression containing values or parameters, i.e., 'param1 * val2'
Example
Q1234567 4000 5000 6000 SUBSTRATE BJTMODEL AREA = 1.0

The previous example specifies a bipolar junction transistor with its collector connected to node 4000, its base connected to node 5000, its emitter connected to node 6000, and its substrate connected to node SUBSTRATE. The transistor parameters are described in the model statement referenced by the name BJTMODEL.

M1 ADDR SIG1 GND SBS N1 10U 100U

The previous example specifies a MOSFET called M1, whose drain, gate, source, and substrate nodes are named ADDR, SIG1, GND, and SBS, respectively. The element statement calls an associated model statement, N1. MOSFET dimensions are specified as width = 100 microns and length = 10 microns.

M1 ADDR SIG1 GND SBS N1 w1+w l1+l

The previous example specifies a MOSFET called M1, whose drain, gate, source, and substrate nodes are named ADDR, SIG1, GND, and SBS, respectively. The element statement calls an associated model statement, N1. MOSFET dimensions are also specified as algebraic expressions, width = w1+w and length = l1+l.

.SUBCKT or .MACRO Statement

The syntax is:

.SUBCKT subnam n1 < n2 n3 ...> < parnam = val ...>

or

.MACRO subnam n1 < n2 n3 ... > < parnam = val ...>
where:

subnam Specifies reference name for the subcircuit model call

n1 … Node numbers for external reference; cannot be ground node (zero). Any element nodes appearing in the subcircuit but not included in this list are strictly local, with three exceptions:

1. the ground node (zero)
2. nodes assigned using BULK = node in the MOSFET or BJT models
3. nodes assigned using the .GLOBAL statement

parnam A parameter name set to a value. For use only in the subcircuit, overridden by an assignment in the subcircuit call or by a value set in a .PARAM statement.

Example

*FILE SUB2.SP TEST OF SUBCIRCUITS
.OPTIONS LIST ACCT
*
V1 1 0 1
.PARAM P5 = 5 P2 = 10
*
.SUBCKT SUB1 1 2 P4 = 4
R1 1 0 P4
R2 2 0 P5
X1 1 2 SUB2 P6 = 7
X2 1 2 SUB2
.ENDS
*
.MACRO SUB2 1 2 P6 = 11
R1 1 2 P6
R2 2 0 P2
.EOM
*
X1 1 2 SUB1 P4 = 6
X2 3 4 SUB1 P6 = 15
X3 3 4 SUB2
*
The above example defines two subcircuits: SUB1 and SUB2. These are resistor divider networks whose resistance values have been parameterized. They are called with the X1, X2, and X3 statements. Since the resistor value parameters are different in each call, these three calls produce different subcircuits.

**.ENDS or .EOM Statement**

The syntax is:

```
.ENDS <SUBNAM>
```

or

```
.EOM <SUBNAM>
```

**Example**

```
.ENDS OPAMP
.EOM MAC3
```

This statement must be the last for any subcircuit definition. The subcircuit name, if included, indicates which definition is being terminated. Subcircuit references (calls) may be nested within subcircuits.

**Subcircuit Call Statement**

The syntax is:

```
Xyyy n1 <n2 n3 …> subnam <parnam = val …> <M = val>
```

where:

- **Xyyy** Subcircuit element name. Must begin with an “X”, which may be followed by up to 15 alphanumeric characters.
- **n1 …** Node names for external reference
- **subnam** Subcircuit model reference name
parnam  
A parameter name set to a value (val) for use only in the subcircuit. It overrides a parameter value assigned in the subcircuit definition, but is overridden by a value set in a .PARAM statement.

$M$  
Multiplier. Makes the subcircuit appear as M subcircuits in parallel. This is useful in characterizing circuit loading. No additional calculation time is needed to evaluate multiple subcircuits.

**Example**

```
X1 2 4 17 31 MULTI WN = 100 LN = 5
```

The above example calls a subcircuit model named MULTI. It assigns the parameters WN = 100 and LN = 5 to the parameters WN and LN given in the .SUBCKT statement (not shown). The subcircuit name is X1. All subcircuit names must begin with X.

**Example**

```
.SUBCKT YYY NODE1 NODE2 VCC = 5V
.IC NODEX = VCC
R1 NODE1 NODEX 1
R2 NODEX NODE2 1
.EOM
```

```
XYYY 5 6 YYY VCC = 3V
```

The above example defines a subcircuit named YYY. The subcircuit consists of two 1 ohm resistors in series. The subcircuit node, NODEX, is initialized with the .IC statement through the passed parameter VCC.

---

**Note:** A warning message is generated if a nonexistent subcircuit node is initialized. This can occur if an existing .ic file (initial conditions) is used to initialize a circuit modified since the .ic file was created.
**Element and Node Naming Conventions**

**Node Names**

Nodes are the points of connection between elements in the input netlist file. In Star-Hspice, nodes are designated by either names or by numbers. Node numbers can be from 1 to 999999999999999; node number 0 is always ground. Letters that follow numbers in node names are ignored. Node names must begin with a letter and are followed by up to 1023 characters.

In addition to letters and digits, the following characters are allowed in node names:

- `+` plus sign
- `-` minus sign or hyphen
- `*` asterisk
- `/` slash
- `$` dollar sign
- `#` pound sign
- `[]` left and right square brackets
- `!` exclamation mark
- `<>` left and right angle brackets
- `_` underscore
- `%` percent sign

Braces, “{ }”, are allowed in node names, but Star-Hspice changes them to square brackets, “[ ]”.

The following are not allowed in node names:

- `( ` left and right parentheses
- `, ` comma
- `= ` equal sign
- `' ` apostrophe
- ` ` blank space
The period is reserved for use as a separator between the subcircuit name and the node name:

\(<\text{subcircuitName}.<\text{nodeName}.\>

The sorting order for operating point nodes is

a-z, !, #, $, %, *, +, -, /

**Instance and Element Names**

Star-Hspice elements have names that begin with a letter designating the element type, followed by up to 1023 alphanumeric characters. Element type letters are R for resistor, C for capacitor, M for a MOSFET device, and so on (see “Element and Source Statements” on page 3-10).

**Subcircuit Node Names**

Subcircuit node names are assigned two different names in Star-Hspice. The first name is assigned by concatenating the circuit path name with the node name through the (.) extension – for example, X1.XBIAS.M5.

---

**Note:** Node designations starting with the same number followed by any letter are all the same. For example, 1c and 1d represent the same node.

---

The second subcircuit node name is a unique number that Star-Hspice assigns automatically to an input netlist file subcircuit. This number is concatenated using the (: ) extension with the internal node name, giving the entire subcircuit’s node name (for example, 10:M5). The node name is cross referenced in the output listing file Star-Hspice produces.

The ground node must be indicated by either the number 0, the name GND, or !GND. Every node should have at least two connections, except for transmission line nodes (unterminated transmission lines are permitted) and MOSFET substrate nodes (which have two internal connections). Floating power supply nodes are terminated with a 1 megohm resistor and a warning message.
Path Names of Subcircuit Nodes

A path name consists of a sequence of subcircuit names, starting at the highest level subcircuit call and ending at an element or bottom level node. The subcircuit names are separated by periods in the path name. The maximum length of the path name, including the node name, is 1024 characters.

You can use path names in the .PRINT, .PLOT, .NODESET, and .IC statements as an alternative method to reference internal nodes (nodes not appearing on the parameter list). Any node, including any internal node, can be referenced by its path name. Subcircuit node and element names follow the rules illustrated in Figure 3-1.

**Figure 3-1: Subcircuit Calling Tree with Circuit Numbers and Instance Names**

```
0 (CKT)
    1 (X1)
    2 (X2)
    3 (X3)
    4 (X4)
    sig24
    sig25
    sig26

n (abc) is circuit number (instance name)
```

The path name of the node named sig25 in subcircuit X4 in Figure 3-1 is X1.X4.sig25. You can use this path in Star-Hspice statements such as:

```
.PPRINT v(X1.X4.sig25)
```

**Abbreviated Subcircuit Node Names**

You can use circuit numbers as an alternative to path names to reference nodes or elements in .PRINT, .PLOT, .NODESET, or .IC statements. Star-Hspice assigns a circuit number to all subcircuits on compilation, creating an abbreviated path name:

```
<subckt-num>::<name>
```
Every occurrence of a node or element in the output listing file is prefixed with the subcircuit number and colon. For example, 4:INTNODE1 denotes a node named INTNODE1 in a subcircuit assigned the number 4.

Any node not in a subcircuit is prefixed by 0: (0 references the main circuit). All nodes and subcircuits are identified in the output listing file with a circuit number referencing the subcircuit where the node or element appears. Abbreviated path names allow use of DC operating point node voltage output as input in a .NODESET for a later run; the part of the output listing titled “Operating Point Information” can be copied or typed directly into the input file, preceded by a .NODESET statement. This eliminates recomputing the DC operating point in the second simulation.

**Automatic Node Name Generation**

Star-Hspice has an automatic system for assigning internal node names. You can check both nodal voltages and branch currents by printing or plotting with the assigned node name. Several special cases for node assignment occur in Star-Hspice. Node 0 is automatically assigned as a ground node.

For CSOS (CMOS Silicon on Sapphire), if the bulk node is assigned the value -1, the name of the bulk node is B#. Use this name for printing the voltage at the bulk node. When printing or plotting current, for example .PLOT I(R1), Star-Hspice inserts a zero-valued voltage source. This source inserts an extra node in the circuit named Vnn, where nn is a number automatically generated by Star-Hspice and appears in the output listing file.

**.GLOBAL Statement**

The .GLOBAL statement globally assigns a node name. This means that all references to a global node name used at any level of the hierarchy in the circuit, will be connected to the same node.

The .GLOBAL statement is most often used when subcircuits are included in a netlist file. This statement assigns a common node name to subcircuit nodes. Power supply connections of all subcircuits are often assigned using a .GLOBAL statement. For example, .GLOBAL VCC connects all subcircuits with the internal node name VCC. Ordinarily, in a subcircuit the node name is
given as the circuit number concatenated to the node name. When a .GLOBAL statement is used, the node name is not concatenated with the circuit number and is only assigned the global name. This allows exclusion of the power node name in the subcircuit or macro call.

**Syntax**

```
.GLOBAL node1 node2 node3 ...
```

where:

```
node1 ...
```

Specifies global nodes, such as supply and clock names; overrides local subcircuit definitions.

**Example**

This example shows global definitions for the nodes VDD and input_sig.

```
.GLOBAL VDD input_sig
```

**.TEMP Statement**

The temperature of a circuit for a Star-Hspice run is specified with the .TEMP statement or with the TEMP parameter in the .DC, .AC, and .TRANS statements. The circuit simulation temperature set by either of these is compared against the reference temperature set by the TNOM control option. The difference between the circuit simulation temperature and the reference temperature, TNOM, is used in determining the derating factors for component values. Temperature analysis is discussed in “Temperature Analysis” on page 13-5.

**Syntax**

```
.TEMP t1 <t2 <t3 ...>>
```

where:

```
t1 t2 ...
```

Specifies temperatures, in °C, at which the circuit is to be simulated

**Example**

```
.TEMP -55.0 25.0 125.0
```
The .TEMP statement sets the circuit temperatures for the entire circuit simulation. Star-Hspice uses the temperature set in the .TEMP statement, along with the TNOM option setting (or the TREF model parameter) and the DTEMP element temperature, and simulates the circuit with individual elements or model temperatures.

**Example**

```
 TEMP 100
 D1 N1 N2 DMOD DTEMP = 30
 D2 NA NC DMOD
 R1 NP NN 100 TC1 = 1 DTEMP = -30
 .MODEL DMOD D IS = 1E-15 VJ = 0.6 CJA = 1.2E-13 CJP = 1.3E-14
 TREF = 60.0
```

The circuit simulation temperature is given from the .TEMP statement as 100°C. Since TNOM is not specified, it will default to 25°C. The temperature of the diode is given as 30°C above the circuit temperature by the DTEMP parameter; that is, D1temp = 100°C + 30°C = 130°C. The diode D2 is simulated at 100°C. R1 is simulated at 70°C. Since TREF is specified at 60°C in the diode model statement, the diode model parameters given are derated by 70°C (130°C - 60°C) for diode D1 and by 40°C (100°C - 60°C) for diode D2. The value of R1 is derated by 45°C (70°C - TNOM).

**.DATA Statement**

Data-driven analysis allows the user to modify any number of parameters, then perform an operating point, DC, AC, or transient analysis using the new parameter values. An array of parameter values can be either inline (in the simulation input file) or stored as an external ASCII file. The .DATA statement associates a list of parameter names with corresponding values in the array.

Data-driven analysis syntax requires a .DATA statement and an analysis statement that contains a DATA = dataname keyword.

The .DATA statement provides a means for using concatenated or column laminated data sets for optimization on measured I-V, C-V, transient, or s-parameter data.
You can also use the .DATA statement for a first or second sweep variable in cell characterization and worst case corners testing. Data measured in a lab, such as transistor I-V data, is read one transistor at a time in an outer analysis loop. Within the outer loop, the data for each transistor (IDS curve, GDS curve, and so on) is read one curve at a time in an inner analysis loop.

The .DATA statement specifies the parameters for which values are to be changed and gives the sets of values that are to be assigned during each simulation. The required simulations are done as an internal loop. This bypasses reading in the netlist and setting up the simulation, and saves computing time. Internal loop simulation also allows simulation results to be plotted against each other and printed in a single output.

You can enter any number of parameters in a .DATA block. The .AC, .DC, and .TRAN statements can use external and inline data provided in .DATA statements. The number of data values per line does not need to correspond to the number of parameters. For example, it is not necessary to enter 20 values on each line in the .DATA block if 20 parameters are required for each simulation pass: the program reads 20 values on each pass no matter how the values are formatted.

.Data statements are referred to by their datanames, so each dataname must be unique. Star-Hspice supports three .DATA statement formats:

- Inline data
- Data concatenated from external files
- Data column laminated from external files

These formats are described below. The keywords MER and LAM tell Star-Hspice to expect external file data rather than inline data. The keyword FILE denotes the external filename. Simple file names like out.dat can be used without the single or double quotes (‘ ’ or “”), but using them prevents problems with file names that start with numbers like 1234.dat. Remember that file names are case sensitive on UNIX systems.

See chapters 9, 10, and 11 for more details about using the .DATA statement in the different types of analysis. In short, the syntax is:
Operating point:
  .DC DATA = dataname

DC sweep:
  .DC vin 1 5 .25 SWEEP DATA = dataname

AC sweep:
  .AC dec 10 100 10meg SWEEP DATA = dataname

TRAN sweep:
  .TRAN 1n 10n SWEEP DATA = dataname

For any data driven analysis, make sure that the start time (time 0) is specified in the analysis statement, to ensure that the stop time is calculated correctly.

Inline .DATA Statement

Inline data is parameter data listed in a .DATA statement block. It is called by the datanm parameter in a .DC, .AC, or .TRAN analysis statement.

Syntax
  .DATA datanm pnami <pnami pnami3 ... pnamixx>
  + pval1<pval2 pval3 ... pvalxxx>
  + pval1' <pval2' pval3' ... pvalxxx'>
  .ENDDATA

where:
  datanm  Specifies the data name referred to in the .TRAN, .DC or .AC statement
  pnami  Specifies the parameter names used for source value, element value, device size, model parameter value, and so on. These names must be declared in a .PARAM statement.
  pvali  Specifies the parameter value

The number of parameters read in determines the number of columns of data. The physical number of data numbers per line does not need to correspond to the
number of parameters. In other words, if 20 parameters are needed, it is not necessary to put 20 numbers per line.

Example

```
.TRAN     1n 100n        SWEEP DATA = devinf
.AC DEC   10 1hz 10khz SWEEP DATA = devinf
.DC TEMP -55 125 10   SWEEP DATA = devinf
.DATA devinf width length thresh cap
+      50u 30u 1.2v 1.2pf
+      25u 15u 1.0v 0.8pf
+      5u  2u 0.7v 0.6pf
+      ... ... ... ... ...
.ENDDATA
```

Star-Hspice performs the above analyses for each set of parameter values defined in the .DATA statement. For example, the program first takes the width = 50u, length = 30u, thresh = 1.2v, and cap = 1.2pf parameters and performs .TRAN, .AC and .DC analyses. The analyses are then repeated for width = 25u, length = 15u, thresh = 1.0v, and cap = 0.8pf, and again for the values on each subsequent line in the .DATA block.

This is an example of .DATA as the inner sweep:

```
M1 1 2 3 0 N W = 50u L = LN
VGS 2 0 0.0v
VBS 3 0 VBS
VDS 1 0 VDS
.PARAM VDS = 0 VBS = 0 L = 1.0u
.DC DATA = vdot
.DATA vdot
VBS VDS L
0 0.1 1.5u
0 0.1 1.0u
0 0.1 0.8u
-1 0.1 1.0u
-2 0.1 1.0u
-3 0.1 1.0u
0 1.0 1.0u
0 5.0 1.0u
.ENDDATA
```
In the above example, a DC sweep analysis is performed for each set of VBS, VDS, and L parameters in the “.DATA vdot” block. That is, eight DC analyses are performed, one for each line of parameter values in the .DATA block.

This is an example of .DATA as an outer sweep:

```
.PARAM W1 = 50u W2 = 50u L = 1u CAP = 0
.TRAN 1n 100n SWEEP DATA = d1
.DATA d1
   W1   W2   L    CAP
   50u  40u  1.0u  1.2pf
   25u  20u  0.8u  0.9pf
.ENDDATA
```

In the previous example, the default start time for the .TRAN analysis is 0, the time increment is 1 ns, and the stop time is 100 ns. This results in transient analyses at every time value from 0 to 100 ns in steps of 1 ns, using the first set of parameter values in the “.DATA d1” block. Then the next set of parameter values is read, and another 100 transient analyses are performed, sweeping time from 0 to 100 ns in 1 ns steps. The outer sweep is time, and the inner sweep varies the parameter values. Two hundred analyses are performed: 100 time increments times 2 sets of parameter values.

**External File .DATA Statement**

**Syntax**

This is the syntax for concatenated data files.

```
.DATA datann MER
FILE = 'filename1' pname1 = colnum
<pname2 = colnum ...>
<FNAME = 'filename2' pname1 = colnum
<pname2 = colnum ...>>
...
<OUT = 'fileout'>
.ENDDATA
```
where:

- **datanm**: Specifies the data name referred to in the .TRAN, .DC or .AC statement.

- **MER**: Specifies concatenated (series merging) data files to be used.

- **filenamei**: Specifies the name of the data file to be read. Files are concatenated in the order they appear in the .DATA statement. A maximum of 10 files can be specified.

- **pnami**: Specifies the parameter names used for source value, element value, device size, model parameter value, and so on. These names must be declared in a .PARAM statement.

- **colnum**: Specifies the column number in the data file for the parameter value. The column need not be the same between files.

- **fileouti**: Specifies the name of the data file to be written with all the data concatenated. This file will have the complete syntax for an inline .DATA statement, and can replace the .DATA statement that created it in the netlist. Outputting the file is optional, and can be used to generate one data file from many.

Concatenated data files are files with the same number of columns placed one after another. For example, if the three files A, B, and C are concatenated,

<table>
<thead>
<tr>
<th>File A</th>
<th>File B</th>
<th>File C</th>
</tr>
</thead>
<tbody>
<tr>
<td>a a a</td>
<td>b b b</td>
<td>c c c</td>
</tr>
<tr>
<td>a a a</td>
<td>b b b</td>
<td>c c c</td>
</tr>
<tr>
<td>a a a</td>
<td>b b b</td>
<td>c c c</td>
</tr>
</tbody>
</table>

the data appears as follows:

```
a a a
a a a
a a a
b b b
b b b
c c c
c c c
```
Note: The number of lines (rows) of data in each file need not be the same. It is assumed that the associated parameter of each column of file A is the same as each column of the other files.

Example

```plaintext
.DATA inputdata MER
FILE = 'file1' p1 = 1 p2 = 3 p3 = 4
FILE = 'file2' p1 = 1
FILE = 'file3'
.ENDDATA
```

In the above listing, file1, file2, and file3 are concatenated to form the dataset inputdata. The data in file1 is at the top of the file, followed by the data in file2, and file3. The inputdata in the .DATA statement references the dataname given in either the .DC, .AC or .TRAN analysis statements. The parameter fields give the column that the parameters are in (the parameter names must have already been defined in .PARAM statements). For example, the values for parameter p1 are in column 1 of file1 and file2. The values for parameter p2 are in column 3 of file1.

For data files with fewer columns than others, the missing parameters will be given values of zero.

Column Laminated .DATA Statement

Syntax

This is the syntax for column laminated data files.

```plaintext
.DATA datannm LAM
FILE = 'filename1' pname1 = colnum
<pname2 = colnum ...>
<FILE = 'filename2' pname1 = colnum
<pname2 = colnum ...>>
...
<OUT = 'fileout'>
.ENDDATA
```
where:

- **datanm** Specifies the data name referred to in the .TRAN, .DC or .AC statement
- **LAM** Specifies column laminated (parallel merging) data files to be used
- **filenamei** Specifies the name of the data file to be read. Files are concatenated in the order they appear in the .DATA statement. A maximum of 10 files can be specified.
- **pnami** Specifies the parameter names used for source value, element value, device size, model parameter value, and so on. These names must be declared in a .PARAM statement.
- **colnum** Specifies the column number in the data file for the parameter value. The column need not be the same between files.
- **fileouti** Specifies the name of the data file to be written with all the data concatenated. This file will have the complete syntax for an inline .DATA statement, and can replace the .DATA statement that created it in the netlist. Outputting the file is optional, and can be used to generate one data file from many.

Column lamination means that the columns of files with the same number of rows are arranged side-by-side. For example, for three files \(D, E,\) and \(F\) containing the following columns of data,

<table>
<thead>
<tr>
<th>File D</th>
<th>File E</th>
<th>File F</th>
</tr>
</thead>
<tbody>
<tr>
<td>d1</td>
<td>e4</td>
<td>f6</td>
</tr>
<tr>
<td>d1</td>
<td>e4</td>
<td>f6</td>
</tr>
<tr>
<td>d1</td>
<td>e4</td>
<td>f6</td>
</tr>
</tbody>
</table>

the laminated data appears as follows:

\[
d1 \ d2 \ d3 \ e4 \ e5 \ f6 \\
d1 \ d2 \ d3 \ e4 \ e5 \ f6 \\
d1 \ d2 \ d3 \ e4 \ e5 \ f6
\]
The number of columns of data need not be the same in the three files.

---

**Note:** The number of lines (rows) of data in each file need not be the same. Data points missing will be interpreted as zero.

---

**Example**

```
.DATA dataname LAM
FILE = 'file1' p1 = 1 p2 = 2 p3 = 3
FILE = 'file2' p4 = 1 p5 = 2
OUT = 'fileout'
.ENDDATA
```

This listing takes columns from *file1*, and *file2*, and laminates them into the output file, *fileout*. Columns one, two, and three of *file1*, columns one and two of *file2* are designated as the columns to be placed in the output file. There is a limit of 10 files per .DATA statement.

---

**Note:** When Star-Hspice is run on a different machine than the one on which the input data files reside (such as when working over a network), use full path names instead of aliases whenever possible, since aliases may have different definitions on different machines.

---

**.INCLUDE Statement**

**Syntax**

```
.INCLUDE '<filepath> filename'
```

where:

- **filepath**  
  Path name of a file for computer operating systems supporting tree structured directories.

- **filename**  
  Name of a file to include in the data file. The file path plus file name can be up to 1024 characters in length and can be any valid file name for the computer’s operating system. The file path and name must be enclosed in single or double quotation marks.
.MODEL Statement

Syntax

```
.MODEL mname type <VERSION = version_number>
+ <pname1 = val1 pname2 = val2 ...
```

where:

- **mname**: Model name reference. Elements must refer to the model by this name.
  
  **Note**: Model names that contain periods (.) can cause the Star-Hspice automatic model selector to fail under certain circumstances.

- **type**: Selects the model type, which must be one of the following:
  - AMP: operational amplifier model
  - C: capacitor model
  - CORE: magnetic core model
  - D: diode model
  - L: magnetic core mutual inductor model
  - NJF: n-channel JFET model
  - NMOS: n-channel MOSFET model
  - NPN: npn BJT model
  - OPT: optimization model
  - PJF: p-channel JFET model
  - PLOT: plot model for the .GRAPH statement
  - PMOS: p-channel MOSFET model
  - PNP: pnp BJT model
  - R: resistor model
  - U: lossy transmission line model (lumped)
  - W: lossy transmission line model
  - SP: S parameter
Parameter name. The model parameter name assignment list (pname1) must be from the list of parameter names for the appropriate model type. Default values are given in each model section. The parameter assignment list can be enclosed in parentheses and each assignment can be separated by either blanks or commas for legibility. Continuation lines begin with a plus sign (+).

**VERSION**

Star-Hspice version number, used to allow portability of the BSIM (LEVEL=13), BSIM2 (LEVEL = 39) models between Star-Hspice releases. Star-Hspice release numbers and the corresponding version numbers are:

<table>
<thead>
<tr>
<th>Star-Hspice release</th>
<th>Version number</th>
</tr>
</thead>
<tbody>
<tr>
<td>9007B</td>
<td>9007.02</td>
</tr>
<tr>
<td>9007D</td>
<td>9007.04</td>
</tr>
<tr>
<td>92A</td>
<td>92.01</td>
</tr>
<tr>
<td>92B</td>
<td>92.02</td>
</tr>
<tr>
<td>93A</td>
<td>93.01</td>
</tr>
<tr>
<td>93A.02</td>
<td>93.02</td>
</tr>
<tr>
<td>95.3</td>
<td>95.3</td>
</tr>
<tr>
<td>96.1</td>
<td>96.1</td>
</tr>
</tbody>
</table>

The VERSION parameter is only valid for LEVEL 13 and LEVEL 39 models, and in Star-Hspice releases starting with Release H93A.02. Using the parameter with any other model or with a release prior to H93A.02 results in a warning message, but the simulation continues. **Note:** VERSION is also used to denote the BSIM3v3 version number only in model LEVELs 49 and 53. For LEVELs 49 and 53, the parameter HSPVER is used to denote the Star-Hspice release number.

**Example**

```
.MODEL MOD1 NPN BF=50 IS=1E-13 VBF=50 AREA=2 PJ=3, N=1.05
```
.LIB Call and Definition Statements

You can place commonly used commands, device models, subcircuit analysis and statements in library files by using the .LIB call statement. As each .LIB call name is encountered in the main data file, the corresponding entry is read in from the designated library file. The entry is read in until an .ENDL statement is encountered.

You also can place a .LIB call statement in an .ALTER block.

 LIB Library Call Statement

Syntax

.LIB '<filepath> filename' entryname

where:

 filepath Path to a file. Used where a computer supports tree-structured directories. When the LIB file (or alias) resides in the same directory in which Star-Hspice is run, no directory path need be specified; the netlist runs on any machine. You can use the “../” syntax in the filepath to designate the parent directory of the current directory.

 filename Name of a file to include in the data file. The combination of filepath plus filename may be up to 256 characters long, structured as any valid filename for the computer’s operating system. File path and name must be enclosed in single or double quotation marks. You can use the “../” syntax in the filename to designate the parent directory of the current directory.

 entryname Entry name for the section of the library file to include. The first character of an entryname cannot be an integer.

Example

.LIB 'MODELS' cmos1
**.LIB Library File Definition Statement**

You can build libraries by using the .LIB statement in a library file. For each macro in a library, a library definition statement (.LIB entryname) and an .ENDL statement is used. The .LIB statement begins the library macro, and the .ENDL statement ends the library macro.

**Syntax**

```
.LIB entryname1

$ ANY VALID SET OF Star-Hspice STATEMENTS

.ENDL entryname1

.LIB entryname2

$ ANY VALID SET OF Star-Hspice STATEMENTS

.ENDL entryname2

.LIB entryname3

$ ANY VALID SET OF Star-Hspice STATEMENTS

.ENDL entryname3
```

The text following a library file entry name must consist of valid Star-Hspice statements.

**.LIB Nested Library Calls**

Library calls may call other libraries, provided they are different files.

**Example**

Shown below are an illegal example and a legal example for a library assigned to library “file3.”
Illegal:
.LIB MOS7
...
.LIB 'file3' MOS7 $ This call is illegal within library MOS7
...
...
.ENDL

Legal:
.LIB MOS7
...
.LIB 'file1' MOS8
.LIB 'file2' MOS9
.LIB CTT $ file2 is already open for CTT entry point
.ENDL

Library calls are nested to any depth. This capability, along with the .ALTER statement, allows the construction of a sequence of model runs composed of similar components with different model parameters, without duplicating the entire Star-Hspice input file.

Library Building Rules

1. A library cannot contain .ALTER statements.

2. A library may contain nested .LIB calls to itself or other libraries. The depth of nested calls is only limited by the constraints of your system configuration.

3. A library cannot contain a call to a library of its own entry name within the same library file.

4. A library cannot contain the .END statement.

5. .LIB statements within a file called with an .INCLUDE statement cannot be changed by .ALTER processing.
The simulator accesses the models and skew parameters through the .LIB statement and the .INCLUDE statement. The library contains parameters that modify .MODEL statements. The following example of a .LIB of model skew parameters features both worst case and statistical distribution data. The statistical distribution median value is the default for all non-Monte Carlo analysis.

**Example**

```
.LIB TT
$TYPICAL P-CHANNEL AND N-CHANNEL CMOS LIBRARY
$ PROCESS: 1.0U CMOS, FAB7
$ following distributions are 3 sigma ABSOLUTE GAUSSIAN
.PARAM TOX = AGAUSS(200,20,3) $ 200 angstrom +/- 20a
  + XL = AGAUSS(0.1u,0.13u,3) $ polysilicon CD
  + DELVTON = AGAUSS(0.0,.2V,3) $ n-ch threshold change
  + DELVTOP = AGAUSS(0.0,.15V,3) $ p-ch threshold change
.INC '/usr/meta/lib/cmos1_mod.dat' $ model include file
.ENDL TT

.LIB FF
$HIGH GAIN P-CH AND N-CH CMOS LIBRARY 3SIGMA VALUES
.PARAM TOX = 220 XL = -0.03 DELVTON = -.2V DELVTOP = -0.15V
.INC '/usr/meta/lib/cmos1_mod.dat' $ model include file
.ENDL FF
```

The model would be contained in the include file `/usr/meta/lib/cmos1_mod.dat`.

```
.MODEL NCH NMOS LEVEL = 2 XL = XL TOX = TOX
DELVTO = DELVTON ......
.MODEL PCH PMOS LEVEL = 2 XL = XL TOX = TOX
DELVTO = DELVTOP ......
```

**Note:** The model keyword (left-hand side) is being equated to the skew parameter (right-hand side). A model keyword can be the same as a skew parameter.
.OPTIONS SEARCH Statement

This statement allows a library to be accessed automatically.

Syntax

.OPTIONS SEARCH = 'directory_path'

Example

.OPTIONS SEARCH = '$installdir/parts/vendor'

The above example sets the search path to find models by way of a vendor subdirectory under the installation directory, $installdir/part (see Figure 3-2). The DDL subdirectories are contained in the parts/ directory.

Figure 3-2: Vendor Library Usage

Note: The '/usr' directory is in the Star-Hspice install directory.
Automatic Library Selection

Automatic library selection allows a search order for up to 40 directories. The hspice.ini file sets the default search paths. Use this file for any directories that should always be searched. Star-Hspice searches for libraries in the order in which libraries are specified in .OPTIONS SEARCH statements. When Star Hspice encounters a subcircuit call, the search order is as follows:

1. Read the input file for a .SUBCKT or .MACRO with call name.
2. Read any .INC files or .LIB files for a .SUBCKT or .MACRO with the call name.
3. Search the directory that the input file was in for a file named call_name.inc.
4. Search the directories in the .OPTIONS SEARCH list.

By using the Star-Hspice library search and selection features you can, for example, simulate process corner cases, using .OPTIONS SEARCH = ‘<libdir>’ to target different process directories. If you have an input/output buffer subcircuit stored in a file named iobuf.inc, create three copies of the file to simulate fast, slow and typical corner cases. Each file contains different Star-Hspice transistor models representing the different process corners. Store these files (all named iobuf.inc) in separate directories.

.PARAM Statement

Use the .PARAM statement to define parameters. Parameters in Star-Hspice are names that have associated numeric values. You can use any of the following methods to define parameters:

- Simple Parameter
- Algebraic Parameter
- .User-Defined Function
- Subcircuit Default Definition
- Predefined Analysis
- Measurement Parameters
**Simple Parameter**

A simple parameter assignment is a constant real number. The parameter keeps this value unless there is a later definition that changes its value, or it is assigned a new value by an algebraic expression during simulation. There is no warning if a parameter is reassigned.

**Syntax**

```
.PARAM (ParamName>=<RealNumber>
```

**Algebraic Parameter**

Algebraic parameter assignments can be made by an algebraic expression of real values, predefined function, user-defined function, or circuit or model values. A complex expression must be enclosed in single quotes to invoke the Star-Hspice algebraic processor *unless* the expression begins with an alphabetic character and contains no blank spaces. A simple expression consists of a single parameter name.

**Syntax**

```
.PARAM <ParamName>='<Expression>'
```

or

```
.PARAM <ParamName1>=<ParamName2>
```

To use an algebraic expression as an output variable in a .PRINT, .PLOT, or .PROBE statement, use the PAR keyword:

```
.PRINT DC v(3) gain=PAR('v(3)/v(2)')
+ PAR('V(4)/V(2)')
```

**Example**

```
.para x=cos(2)+sin(2)
```

**User-Defined Function**

A user-defined function assignment is similar to the definition of an algebraic parameter definition. Star-Hspice extends the algebraic parameter definition to
include function parameters that are used in the algebraic that defines the function.

User-defined functions cannot be nested more than three deep.

**Syntax**

```
.PARAM <ParamName>(<pv1>[<pv2>])='<Expression>'
```

**Subcircuit Default Definition**

The specification of hierarchical subcircuits allows you to pick default values for circuit elements. This is typically used in cell definitions so that the circuit can be simulated with typical values.

**Syntax**

```
.SUBCKT <SubName><PinList>[<SubDefaultsList>]
```

where **SubDefaultsList** is:

```
<SubParam1>=<Expression>[<SubParam1>=<Expression>...]
```

**Predefined Analysis**

Star-hspice has specialized analysis types, primarily Optimization and Monte Carlo, that require a method of controlling the analysis. The syntax for these uses of .PARAM are described in “.PARAM Distribution Function Syntax” on page 13-16.

**Measurement Parameters**

.MEASURE statements in Star-Hspice produce a type of parameter called a measurement parameter. In general, the rules for measurement parameters are the same as those for standard parameters with the exception of the definition: measurement parameters are not defined in a .PARAM statement but directly in the .MEASURE statement. For more information, see “Measure Parameter Types” on page 8-38.
.PROTECT Statement

Use the .PROTECT statement to keep models and cell libraries private. The .PROTECT statement suppresses the printout of the text from the list file, like the option BRIEF. The .UNPROTECT command restores normal output functions. In addition, any elements and models located between a .PROTECT and an .UNPROTECT statement inhibit the element and model listing from the option LIST. Any nodes that are contained within the .PROTECT and .UNPROTECT statements are not listed in the .OPTIONS NODE nodal cross reference, and are not listed in the .OP operating point printout.

Syntax

    .PROTECT

.UNPROTECT Statement

The .UNPROTECT statement restores normal output functions from a .PROTECT statement. Any elements and models located between .PROTECT and .UNPROTECT statements inhibit the element and model listing from the option LIST. Any nodes contained within the .PROTECT and .UNPROTECT statements are not listed in either the .OPTIONS NODE nodal cross reference, or in the .OP operating point printout.

Syntax

    .UNPROTECT

.ALTER Statement

You can use the .ALTER statement to rerun a simulation using different parameters and data.

Print and plot statements must be parameterized to be altered. The .ALTER block cannot include .PRINT, .PLOT, .GRAPH or any other input/output statements. You can include all analysis statements (.DC, .AC, .TRAN, .FOUR, .DISTO, .PZ, and so on) in only one .ALTER block in an input netlist file, but only if the analysis statement type has not been used previously in the main program.
The .ALTER sequence or block can contain:
- Element statements (except source elements)
- .DATA statements
- .DEL LIB statements
- .INCLUDE statements
- .IC (initial condition) and .NODESET statements
- .LIB statements
- .MODEL statements
- .OP statements
- .OPTIONS statements
- .PARAM statements
- .TEMP statements
- .TF statements
- .TRAN, .DC, and .AC statements
- .ALIAS statements

**Altering Design Variables and Subcircuits**

The following rules are used when altering design variables and subcircuits.

1. If the name of a new element, .MODEL statement, or subcircuit definition is identical to the name of an original statement of the same type, the new statement replaces the old. New statements are added to the input netlist file.

2. Element and .MODEL statements within a subcircuit definition can be changed and new element or .MODEL statements can be added to a subcircuit definition. Topology modifications to subcircuit definitions should be put into libraries and added with .LIB and deleted with .DEL LIB.

3. If a parameter name of a new .PARAM statement in the .ALTER module is identical to a previous parameter name, the new assigned value replaces the old.

4. If elements or model parameter values were parameterized when using .ALTER, these parameter values must be changed through the .PARAM statement. Do not redescribe the elements or model parameters with numerical values.
5. Options turned on by an .OPTION statement in an original input file or a .ALTER block can be turned off.

6. Only the actual altered input is printed for each .ALTER run. A special .ALTER title identifies the run.

7. .LIB statements within a file called with an .INCLUDE statement cannot be revised by .ALTER processing, but .INCLUDE statements within a file called with a .LIB statement can be accepted by .ALTER processing.

**Using Multiple .ALTER Statements**

For the first run, Star-Hspice reads the input file only up to the first .ALTER statement and performs the analyses up to that .ALTER statement. After the first simulation is completed, Star-Hspice reads the input between the first .ALTER and the next .ALTER or .END statement. These statements are then used to modify the input netlist file. Star-Hspice then resimulates the circuit.

For each additional .ALTER statement, Star-Hspice performs the simulation preceding the first .ALTER statement, then performs another simulation using the input between the current .ALTER statement and the next .ALTER statement or the .END statement. If you do not want to rerun the simulation preceding the first .ALTER statement every time, put the statements preceding the first .ALTER statement in a library and use the .LIB statement in the main input file, and put a .DEL LIB statement in the .ALTER section to delete that library.

**Syntax**

```
.ALTER <title_string>
```

The `<title_string>` is any string up to 72 characters. The appropriate title string for each .ALTER run is printed in each section heading of the output listing and the graph data (.tr#) files.
.ALIAS Statement

As listed in the previous section, you can use .alter statements to rename a model, to rename a library containing a model, or to delete an entire library of models. If your netlist references the old model name, after you use one of these types of .alter statements, Star-Hspice no longer finds this model.

For example, if you use .del lib in the .alter block to delete a library, the .alter command deletes all models in this library. If your netlist references one or more models in the deleted library, then Star-Hspice no longer finds the models.

To resolve this issue, Star-Hspice provides a .alias command, to let you alias the old model name to another model name that Star-Hspice can find in the existing model libraries.

For example, you might delete a library named poweramp, that contains a model named pa1. Another library might contain an equivalent model named par1. You can then alias the pa1 model name to the par1 model name:

```
.aliast pa1 par1
```

During simulation, when Star-Hspice encounters a model named pa1 in your netlist, it initially cannot find this model, because you used a .alter statement to delete the library that contained this model. However, the .alias statement indicates to use the par1 model, in place of the old pa1 model. Star-Hspice does find this new model in another library, so simulation continues.

You must specify both an old model name, and a new model name to use in its place. You cannot use the .alias command without any model names:

```
.aliast
```

or with only one model name:

```
.aliast pa1
```

You also cannot alias a model name to more than one model name, because then the simulator would not know which of these new models to use in place of the deleted or renamed model:

```
.aliast pa1 par1 par2
```
For the same reason, you cannot alias a model name to a second model name, and then alias the second model name to a third model name:

```
.alias pal par1
.alias par1 par2
```

If your netlist does not contain a `.alter` command, and if the `.alias` does not report a usage error, then the `.alias` does not affect the simulation results. For example, your netlist might contain the statement

```
.alias myfet nfet
```

Without a `.alter` statement, Star_Hspice does not use `nfet` to replace `myfet` during simulation.

If your netlist contains one or more `.alter` commands, the first simulation uses the original `myfet` model. After the first simulation, when the netlist references `myfet`, `.alias` substitutes `nfet`.

- If Star-Hspice finds model definitions for both `myfet` and `nfet`, it reports an error and aborts.
- If Star-Hspice finds a model definition for `myfet`, but not for `nfet`, it reports a warning, and simulation continues, using the original `myfet` model.
- If Star-Hspice finds a model definition for `nfet`, but not for `myfet`, it reports a replacement successful message.

**.DEL LIB Statement**

The `.DEL LIB` statement is used with the `.ALTER` statement to remove library data from memory. The `.DEL LIB` statement causes the `.LIB` call statement with the same library number and entry name to be removed from memory the next time the simulation is run. A `.LIB` statement can then be used to replace the deleted library.

**Syntax**

```
.DEL LIB '<filepath>filename' entryname
.DEL LIB libnumber entryname
```
where:

- **entryname**: Entry name used in the library call statement to be deleted.
- **filename**: Name of a file for deletion from the data file. The file path plus file name can be up to 64 characters in length and can be any file name that is valid for the operating system being used. The file path and name must be enclosed in single or double quote marks.
- **filepath**: Path name of a file, if the operating system supports tree-structured directories.
- **libnumber**: Library number used in the library call statement to be deleted.
Example

FILE1: ALTER1 TEST CMOS INVERTER
.OPTIONS ACCT LIST
.TEMP 125
.PARAM WVAL = 15U VDD = 5
.OP
.DC VIN 0 5 0.1
.PLOT DC V(3) V(2)
.VDD 1 0 VDD
.VIN 2 0
.M1 3 2 1 1 P 6U 15U
.M2 3 2 0 0 N 6U W = WVAL
.LIB 'MOS.LIB' NORMAL
.ALT
.DEL LIB 'MOS.LIB' NORMAL $removes LIB from memory
.PROTECTION
.PROT $protect statements below .PROT
.LIB 'MOS.LIB' FAST $get fast model library
.UNPROT
.ALT
.OPTIONS NOMOD OPTS $suppress model parameters printing
.* and print the option summary
.TEMP -50 0 50 $run with different temperatures
.PARAM WVAL = 100U VDD = 5.5 $change the parameters
.VDD 1 0 5.5 $using VDD 1 0 5.5 to change the
.$power supply VDD value doesn't
.$work
.VIN 2 0 PWL 0NS 0 2NS 5 4NS 0 5NS 5 $change the input source
.OP VOL $node voltage table of operating
.$points
.TRAN 1NS 5NS $run with transient also
.M2 3 2 0 0 N 6U WVAL $change channel width
.MEAS SW2 TRIG V(3) VAL = 2.5 RISE = 1 TARG V(3)
. + VAL = VDD CROSS = 2 $measure output
.*
.END
Example 1 calculates a DC transfer function for a CMOS inverter. The device is first simulated using the inverter model NORMAL from the MOS.LIB library. By using the .ALTER block and the .LIB command, a faster CMOS inverter, FAST, is substituted for NORMAL and the circuit is resimulated. With the second .ALTER block, DC transfer analysis simulations are executed at three different temperatures and with an n-channel width of 100 µm instead of 15 µm. A transient analysis also is conducted in the second .ALTER block, so that the rise time of the inverter can be measured (using the .MEASURE statement).

This is a second example:

FILE2: ALTER2.SP CMOS INVERTER USING SUBCIRCUIT
.OPTIONS LIST ACCT
.MACRO INV 1 2 3
M1 3 2 1 1 P 6U 15U
M2 3 2 0 0 N 6U 8U
.LIB 'MOS.LIB' NORMAL
.EOM INV
XINV 1 2 3 INV
VDD 1 0 5
VIN 2 0
.DC VIN 0 5 0.1
.PLOT V(3) V(2)
.ALTER
.DEL LIB 'MOS.LIB' NORMAL
.TF V(3) V(2) $DC small-signal transfer function
.*
.MACRO INV 1 2 3 $change data within subcircuit def
M1 4 2 1 1 P 100U 100U $change channel length,width,also $topology
M2 4 2 0 0 N 6U 8U $change topology
R4 4 3 100 $add the new element
C3 3 0 10P $add the new element
.LIB 'MOS.LIB' SLOW $set slow model library
$.INC 'MOS2.DAT' $not allowed to be used inside $subcircuit allowed outside $subcircuit
.EOM INV
.*
.END

In this example, the .ALTER block adds a resistor and capacitor network to the circuit. The network is connected to the output of the inverter and a DC small-signal transfer function is simulated.
.END Statement

The Star-Hspice input netlist file must have an .END statement as the last statement. The period preceding END is a required part of the statement.

Any text that follows the .END statement is treated as a comment and has no effect on that simulation. A Star-Hspice input file that contains more than one Star-Hspice run must have an .END statement for each Star-Hspice run. Any number of simulations may be concatenated into a single file.

Syntax

```
.END <comment>
```

Example

```
MOS OUTPUT
.OPTIONS NODE NOPAGE
VDS 3 0
VGS 2 0
M1 1 2 0 0 MOD1 L = 4U W = 6U AD = 10P AS = 10P
.MODEL MOD1 NMOS VTO = -2 NSUB = 1.0E15 TOX = 1000 UO = 550
VIDS 3 1
.DC VDS 0 10 0.5 VGS 0 5 1
 .PRINT DC I(M1) V(2)
 .END MOS OUTPUT
MOS CAPS
.OPTIONS SCALE = 1U SCALM = 1U WL ACCT
 .OP
 .TRAN .1 6
 V1 1 0 PWL 0 -1.5V 6 4.5V
 V2 2 0 1.5VOLTS
 MODN1 2 1 0 0 M 10 3
 .MODEL M NMOS VTO = 1 NSUB = 1E15 TOX = 1000 UO = 800
 LEVEL = 1
 + CAPOP = 2
 .PLOT TRAN V(1) (0,5) LX18(M1) LX19(M1) LX20(M1) (0,6E-13)
 .END MOS CAPS
```
Using Subcircuits

Reusable cells are the key to saving labor in any CAD system, and this also applies to circuit simulation. To create a reusable circuit, it must be constructed as a subcircuit. Use parameters to expand the utility of a subcircuit. SPICE includes the basic subcircuit but does not provide for the consistent naming of nodes. Star-Hspice provides a simple method for the naming of the subcircuit nodes and elements: simply prefix the node or element with the subcircuit call name.

Figure 3-3: Subcircuit Representation

The following Star-Hspice input creates an instance named X1 of the INV cell macro, which consists of two MOSFETs, MN and MP:

```
X1 IN OUT VD_LOCAL VS_LOCAL inv W = 20
.MACRO INV IN OUT VDD VSS W = 10 L = 1 DJUNC = 0
    MP OUT IN VDD VDD PCH W = W L = L DTEMP = DJUNC
    MN OUT IN VSS VSS NCH W = ‘W/2’ L = L DTEMP = DJUNC
.EOM
```

Note: To access the name of the MOSFET inside of the subcircuit INV called by X1, the names are X1.MP and X1.MN. So to print the current through the MOSFETs:

```
 PRINT I (X1.MP)
```
Hierarchical Parameters

M (Multiply) Parameter

The most basic subcircuit parameter is the M or multiply parameter. This is actually a keyword common to all elements including subcircuits, except for voltage sources. The multiply parameter multiplies the internal component values to give the effect of making parallel copies of the element or subcircuit. To simulate the effect of 32 output buffers switching simultaneously, you only need to place one subcircuit:

```
X1 in out buffer M = 32
```

Multiply works hierarchically. A subcircuit within a subcircuit is multiplied by the product of both levels.

Figure 3-4: Hierarchical Parameters Simplify Flip-flop Initialization

Example

```
X1 D Q Qbar CL CLBAR dlatch flip = 0
macro dlatch
+ D Q Qbar CL CLBAR flip = vcc
  .nodeset v(din) = flip
  xinv1 din qbar inv
  xinv2 Qbar Q inv
  m1 q CLBAR din nch w = 5 l = 1
```
S (Scale) Parameter

To scale a sub-circuit, use the S (local scale) parameter. This parameter behaves in much the same way as the M parameter in the preceding section.

Syntax

```
.option hier_scale=value
.option scale=value
X1 node1 node2 subname S = value
```

The `option hier_scale` statement defines how Star-Hspice interprets the S parameter, where `value` is either:

- 0 (the default), indicating a user-defined parameter, or
- 1, indicating a Star-Hspice scale parameter.

The `option scale` statement defines the original (default) scale of the sub-circuit. The specified S scale applies relative to this default scale of the sub-circuit.

The scale in the `subname` sub-circuit is `value*scale`. Because sub-circuits can originate from multiple sources, scaling is multiplicative, or cumulative, throughout your design hierarchy. For example:

```
x1 a y inv S=1u
  subckt inv in out
x2 a b kk S=1m
.ends
```

In this example, first the X1 sub-circuit is scaled by the first S scaling value, `1u*(SCALE)`. Then, because scaling is cumulative, X2 (a sub-circuit of X1) is scaled, in effect, by the S scaling values of both X1 and X2:

```
1m*1u*(SCALE)
```
There is no limit to the size or complexity of subcircuits; they may contain subcircuit references and any model or element statement. To specify subcircuit nodes in .PRINT or .PLOT statements, specify the full subcircuit path and node name.

**Undefined Subcircuit Search**

When a subcircuit call is in a data file that does not contain the subcircuit description, Star-Hspice automatically searches the:

1. Present directory for the file
2. Directories specified in any .OPTION SEARCH = “directory_path_name” statement
3. Directory where the Discrete Device Library is located.

Star-Hspice searches for the model reference name file with an .inc suffix. For example, if an undefined subcircuit such as “X 1 1 2 INV” is included in the data file, Star-Hspice searches the system directories for the file called inv.inc and when found, places it in the calling data file.
Discrete Device Libraries

Avant!’s Discrete Device Library (DDL) is a collection of Star-Hspice models of discrete components. The $installdir/parts directory contains the various subdirectories that make up the DDL. BJT, MESFET, JFET, MOSFET, and diode models are derived from laboratory measurements using Avant!’s ATEM discrete device characterization system. Behavior of op-amp, comparator, timer, SCR and converter models closely resembles that described in manufacturers’ data sheets. Op-amp models are created using the built-in Star-Hspice op-amp model generator.

Note: $installdir is an environment variable whose value is the path name to the directory in which Star-Hspice is installed. That directory is called the installation directory. The installation directory contains subdirectories such as /parts and /bin, as well as certain files, such as a prototype meta.cfg file and Star-Hspice license files.

DDL Library Access

To include a DDL library component in a data file, use the X subcircuit call statement with the DDL element call. The DDL element statement includes the model name that is used in the actual DDL library file. For example, the following Star-Hspice element statement creates an instance of the 1N4004 diode model:

```
X1 2 1 D1N4004
```

where D1N4004 is the model name. See “Element and Source Statements” on page 3-10 and the chapters on specific types of devices for descriptions of element statements.

Optional parameter fields in the element statement can override the internal specification of the model. For example, for op-amp devices, the designer can override offset voltage and gain and offset current. Since the DDL library devices are based on Star-Hspice circuit level models, the effects of supply
voltage, loading, and temperature are automatically compensated for in a simulation.

Star-Hspice accesses DDL models in several ways on most computers:

1. An *hspice.ini* initialization file is created when the installation script is run. The search path for the DDL and vendor libraries is written into a .OPTIONS SEARCH = ‘<lib_path>’ statement to give all users immediate access to all libraries. The models are automatically included on usage in the input netlist. When a model or subcircuit is referenced in the input netlist, the directory to which the = DDLPATH environment variable points is searched for a file with the same name as the reference name. This file is an include file, so its filename has the suffix .inc. The DDLPATH variable is set in the *meta.cfg* configuration file when Star-Hspice is installed.

2. Set .OPTIONS SEARCH = ‘<library_path>’ in the input netlist. This method allows you to list personal libraries to be searched. The default libraries referenced in the *hspice.ini* file are searched first. Libraries are searched in the order in which they are encountered in the input file.

3. Directly include a specific model using the .INCLUDE statement. For example, to use a model named T2N2211, store the model in a file named *T2N2211.inc* and put the following statement in the input file:

   .INCLUDE <path>/T2N2211.inc

   Since this method requires that each model be stored in its own .inc file, it is not generally useful, but it can be used for debugging new models when the number of models to be tested is small.

### Vendor Libraries

The interface between commercial parts and circuit or system simulation is the vendor library. ASIC vendors provide comprehensive cells corresponding to inverters, gates, latches, and output buffers. Memory and microprocessor vendors generally supply input and output buffers. Interface vendors supply complete cells for simple functions and output buffers for generic family output. Analog vendors supply behavioral models. To avoid name and parameter
conflicts, vendor cell libraries should keep their models within the subcircuit definitions.

**Figure 3-6: Vendor Library Usage**

```
xl in out vdd vss buffer_f  .OPTION search = '/usr/lib/vendor'
    /usr/lib/vendor/skew.dat
       .lib ff $ fast model
       .param vendor_xl = -.1u
       .inc '/usr/lib/vendor/model.dat'
       .endl ff
    /usr/lib/vendor/model.dat
       .model nch nmos level = 28
          + xl = vendor_xl ...
```

**Subcircuit Library Structure**

Your library structure must adhere to the Star-Hspice implicit subcircuit .INCLUDE statement specification feature. This Star-Hspice function allows you to specify the directory that the subcircuit file (<subname>.inc) resides in, and then reference the name <subname> in each subcircuit call.

Component naming conventions require that each subcircuit be of the form <subname>.inc and stored in a directory that is accessible through the .OPTIONS SEARCH = ‘<libdir>’ statement.

Create subcircuit libraries in a hierarchical structure. This typically implies that the top-level subcircuit describes the input/output buffer fully and any hierarchy is buried inside. The buried hierarchy can include lower level components, model statements, and parameter assignments. Your library cannot use the Star Hspice .LIB or .INCLUDE statements anywhere in the hierarchy.
Using Standard Input Files

This section describes how to use standard input files.

Design and File Naming Conventions

The design name identifies the circuit and any related files, including schematic and netlist files, simulator input and output files, design configuration files and hardcopy files. Both Star-Hspice and AvanWaves extract the design name from their input files and perform subsequent actions based on that name. For example, AvanWaves reads the \texttt{<design>.cfg} configuration file to restore node setups used in previous AvanWaves runs.

Both Star-Hspice and AvanWaves read and write files related to the current circuit design. All files related to a design generally reside in one directory, although the output file is standard output on UNIX platforms and can be redirected.

Star-Hspice input file types and their standard names are listed in Table 3-1. These files are described in the following sections.

<table>
<thead>
<tr>
<th>Input File Type</th>
<th>File Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output configuration file</td>
<td>\textit{meta.cfg}</td>
</tr>
<tr>
<td>Initialization file</td>
<td>\textit{hspice.ini}</td>
</tr>
<tr>
<td>DC operating point initial conditions file</td>
<td>\texttt{&lt;design&gt;.ic}</td>
</tr>
<tr>
<td>Input netlist file</td>
<td>\texttt{&lt;design&gt;.sp}</td>
</tr>
<tr>
<td>Library input file</td>
<td>\texttt{&lt;library_name&gt;}</td>
</tr>
<tr>
<td>Analog transition data file</td>
<td>\texttt{&lt;design&gt;.d2a}</td>
</tr>
</tbody>
</table>
Configuration File (*meta.cfg*)

This file sets up the printer, plotter, and terminal. It includes a line, `default_include = file name`, which sets up a path to the default `.ini` file (hspice.ini, for example).

The `default_include` file name is case sensitive (except for the PC and Windows versions of Star-Hspice).

Initialization File (*hspice.ini*)

User defaults are specified in an `hspice.ini` initialization file. If an `hspice.ini` file exists in the run directory, Star-Hspice includes its contents at the top of the Star-Hspice input file.

Other ways to include initialization files are to define "DEFAULT_INCLUDE = <filename>" in the system or in a *meta.cfg* file.

Typical uses of an initialization file are to set options (with an .OPTIONS statement) and for library access, as is done in the Avant! installation procedure.

DC Operating Point Initial Conditions File (*<design>.ic*)

The `<design>.ic` file is an optional input file that contains initial DC conditions for particular nodes. You can use it to initialize DC conditions, with either a .NODESET or an .IC statement.

The .SAVE statement creates a `<design>.ic` file. A subsequent .LOAD statement initializes the circuit to the DC operating point values in the `<design>.ic` file.
Output Files

Star-Hspice produces various types of output files, as listed in the following table.

Table 3-2: Star-Hspice Output Files and Suffixes

<table>
<thead>
<tr>
<th>Output File Type</th>
<th>Extension</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output listing</td>
<td>.lis, or user-specified</td>
</tr>
<tr>
<td>Transient analysis results</td>
<td>.tr# †</td>
</tr>
<tr>
<td>Transient analysis measurement results</td>
<td>.mt#</td>
</tr>
<tr>
<td>DC analysis results</td>
<td>.sw# †</td>
</tr>
<tr>
<td>DC analysis measurement results</td>
<td>.ms#</td>
</tr>
<tr>
<td>AC analysis results</td>
<td>.ac# †</td>
</tr>
<tr>
<td>AC analysis measurement results</td>
<td>.ma#</td>
</tr>
<tr>
<td>Hardcopy graph data (from meta.cfg PRTDEFAULT)</td>
<td>.gr# ††</td>
</tr>
<tr>
<td>Digital output</td>
<td>.a2d</td>
</tr>
<tr>
<td>FFT analysis graph data</td>
<td>.ft#†††</td>
</tr>
<tr>
<td>Subcircuit cross-listing</td>
<td>.pa#</td>
</tr>
<tr>
<td>Output status</td>
<td>.st#</td>
</tr>
<tr>
<td>Operating point node voltages (initial conditions)</td>
<td>.ic</td>
</tr>
</tbody>
</table>

# is either a sweep number or a hardcopy file number.
† Only created if a .POST statement is used to generate graphical data.
†† Requires a .GRAPH statement or a pointer to a file exists in the meta.cfg file.
   This file is not generated by the PC version of Star-Hspice.
††† Only created if a .FFT statement is used.

The files are listed in Table 3-2 and described below.
Output listing can appear as output_file (no file extension), output_file.lis, or have a user-specified file extension, depending upon which format is used to start the simulation. Output_file is the output file specification, less extension. This file includes the following information:

- Name and version of simulator used
- Avant! message block
- Input file name
- User name
- License details
- Copy of the input netlist file
- Node count
- Operating point parameters
- Details of volt drop, current, and power for each source and subcircuit
- Low resolution plots originating from the .PLOT statement
- Results of .PRINT statement
- Results of .OPTIONS statements

Transient analysis results are placed in output_file.tr#, where # is specified as 0-9 or a-z following the -n argument. This file contains a list of transient analysis numerical results. It is the result of an input file .TRAN statement together with an .OPTION POST statement to create a post-analysis file. The output file is in proprietary binary format if POST = 0 or 1, or ASCII format if POST = 2. The explicit expressions POST = BINARY, POST=ASCII may also be used.

Transient analysis measurement results are written to output_file.mt#. This output file is the result of an input file .MEASURE TRAN statement.

DC analysis results appear in output_file.sw#, which is produced as a result of a .DC statement. This file contains the results of the applied stepped or swept DC parameters defined in that statement. The results may include noise, distortion, or network analysis.

DC analysis measurement results are given in the file output_file.ms# when a .MEASURE DC statement exists in the input file.
AC analysis results are placed in output_file.ac#. These results contain a listing of output variables as a function of frequency, according to user specification following the .AC statement.

AC analysis measurement results appear in output_file.ma# when a .MEASURE AC statement exists in the input file.

Hardcopy graph data are placed in output_file.gr#, which is produced as a result of a .GRAPH statement. It is in the form of a printer file, typically in Adobe PostScript or HP PCL format. This facility is not available in the PC version of Star-Hspice.

Digital output contains data converted to digital form by the U element A2D conversion option.

FFT analysis graph data contains the graphical data needed to display the FFT analysis waveforms.

Subcircuit cross-listing is automatically generated and written into output_file.pa# when the input netlist includes subcircuits. It relates the subcircuit node names in subcircuit call statements to the node names used in the corresponding subcircuit definitions.

Output status is named with the output file specification, with a .st# extension, and contains the following runtime reports:

- Start and end times for each CPU phase
- Options settings with warnings for obsolete options
- Status of preprocessing checks for licensing, input syntax, models, and circuit topology
- Convergence strategies used by Star-Hspice on difficult circuits

The information in this file is useful in diagnosing problems, particularly when communicating with Avant! Customer Support.

Operating point node voltages are DC operating point initial conditions stored by the .SAVE statement.
Using the Star-Hspice Command

You can start Star-Hspice in either a prompting mode or a nonprompting command line mode.

Prompting Script Mode

Use the following procedure to start Star-Hspice in the prompting mode.

1. cd to your Star-Hspice run directory and type:
   
   hspice

2. The following prompt appears:
   
   Enter input file name:

3. Enter the name of your Star-Hspice input netlist file. If you do not include a file name extension, Star-Hspice looks for the file name with an .sp extension.

   If no file name exists with the name you enter, the following message appears and the Star-Hspice startup script terminates:
   
   **error** Cannot open input file <filename>

4. The following prompt appears:
   
   Enter output file name or directory:
   
   [<filename>.lis]

5. Enter the path and name you want to give the Star-Hspice output listing file. The default is the input file name with a .lis extension.

6. A numbered list of the Star-Hspice versions that are available appears, followed by a prompt to specify the version you want to run. Enter the number in the list of the Star-Hspice version you want to run.

7. For releases of Star-Hspice prior to Release H93A.02, the following prompt appears:
   
   How much memory is needed for this run?

   Enter the number of 8-byte words of memory you want to allocate for the Star-Hspice run.
8. The following prompt appears:
   The default is to use the standard system priority. Run Star-Hspice at a lower priority? (y,n) [n]

9. To use the default priority, enter n, or just press Return.

   To specify the priority, enter y. The following prompt appears:
   HINT: The larger the number the lower the priority.
   Enter the priority scheduling factor: (5 10 15 20) [15]

   The default is 15. Enter your choice from the list of factors.

The Star-Hspice run begins.

Nonprompting Command Line Mode

Star-Hspice accepts the following arguments when run in the nonprompting command line mode:

```
hspace <-i> <path/>input_file <-v HSPICE_version>
+ <-n number> <-a arch> <-o path>/output_file>
```

where:

- `input_file` Specifies the input netlist file name, for which an extension `.ext` is optional. If no input filename extension is provided in the command, Star-Hspice searches for a file named `<input_file>.sp`. The input file can be preceded by `-i`. The input filename is used as the root filename for the output files. Star-Hspice also checks to see if there is an initial conditions file (.ic) with the input file root name. The following is an example of an input file name:
  `/usr/sim/work/rb_design.sp`
  where:
  `/usr/sim/work/` is the directory path to the design
  `rb_design` is the design root name `.sp` is the filename suffix

- `-v` Specifies the version of Star-Hspice to use.
Specifying Simulation Input and Controls

Using the Star-Hspice Command

<table>
<thead>
<tr>
<th>Option</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>-n</td>
<td>Specifies the number at which to start numbering output data file revisions (output_file.tr#, output_file.ac#, output_file.sw#, where # is the revision number).</td>
</tr>
<tr>
<td>-a</td>
<td>Is an argument that overrides the default architecture.</td>
</tr>
</tbody>
</table>

Available Star-Hspice command arguments are listed in Table 3-3.

**Table 3-3: Star-Hspice Command Options**

<table>
<thead>
<tr>
<th>Option</th>
<th>Description</th>
</tr>
</thead>
</table>
| -a <arch> | Platform architecture. Choices are:  
  - sun4, sol4 (SparcStation, Ultra)  
  - pa (HP 700/800/9000)  
  - alpha (DEC ALPHA)  
  - rs (IBM RS6000)  
  - sgi (SGI)  
  - pc (Windows 95/NT) |
| -i <input_file> | Name of the input netlist file. If no extension is given, .sp is assumed. |
| -m <mem_needed> | Amount of memory requested for the simulation, in 8-byte words (only required for Star-Hspice releases prior to Release H93A.01) |
| -n <number> | Revision number at which to start numbering .gr#, .tr#, and other output files. By default, the file numbers start at zero: .gr0, .tr0, and so on. This option allows you to specify the number (-n 7 for .gr7, .tr7, for example). |
| -o <output_file> | Name of the output file. If no extension is given, .lis is assigned. |
| -r <remote_host> | Name of the machine on which to run the simulation |
| -v <version> | Star-Hspice version. Choices are determined at the time of installation by the Star-Hspice installation script. |
| -x | Displays the Star-Hspice script on the window as it runs |
You do not need to include a filename extension in the output file specification. Star-Hspice names it output_file.lis. In output file names, Star-Hspice considers everything up to the final period to be the root filename, and everything following the last period to be the filename extension.

If you do not enter an output filename with the -o option, the input root filename is used as the output file root filename. If you include the extension .lis in the filename you enter with -o, Star-Hspice does not append another .lis extension to the output file root filename.

If no output file is specified, output is directed to the terminal. Use the following syntax to redirect the output to a file instead of the terminal:

```
hspace input_file <-v HSPICE_version> <-n number> <-a arch> > output_file
```

For example, for the invocation command

```
hspace demo.sp -v /usr/meta/96 -n 7 -a sun4 > demo.out
```

where:

- `demo.sp` Is the input netlist file; the .sp extension to the input filename is optional
- `-v /usr/meta/96` Specifies the version of Star-Hspice to use
- `-n 7` Starts the output data file revision numbers at 7: demo.tr7, demo.ac7, and demo.sw7
- `-a sun4` Overrides the default platform
- `>` Redirects the program output listing to demo.out
Sample Star-Hspice Commands

Some additional examples of Star-Hspice commands are explained below.

- hspice -i demo.sp

  “demo” is the root filename. Output files are named demo.lis, demo.tr0, demo.st0, and demo.ic.

- hspice -i demo.sp -o demo

  “demo” is the output file root name (designated by the -o option). Output files are named demo.lis, demo.tr0, demo.st0, and demo.ic.

- hspice -i rbdir/demo.sp

  “demo” is the root name. Output files demo.lis, demo.tr0, and demo.st0 are written in the directory where the Star-Hspice command is executed. Output file demo.ic is written in the same directory as the input source, that is, rbdir.

- hspice -i a.b.sp

  “a.b” is the root name. The output files are .a.b.lis, .a.b.tr0, .a.b.st0, and .a.b.ic.

- hspice -i a.b -o d.e

  “a.b” is the root name for the input file.
  “d.e” is the root for output file names except for the .ic file, which is given the input file root name “a.b”. The output files are d.e.lis, d.e.tr0, d.e.st0, and a.b.ic.

- hspice -i a.b.sp -o outdir/d.e

  “a.b” is the root for the .ic file. The .ic file is written in a file named a.b.ic.
  “d.e” is the root for other output files. Output files are outdir/d.e.lis, outdir/d.e.tr0, and outdir/d.e.st0.

- hspice -i indir/a.b.sp -o outdir/d.e.lis

  “a.b” is the root for the .ic file. The .ic file is written in a file named indir/a.b.ic.
  “d.e” is the root for the output files.
Improving Simulation Performance Using Multithreading

Star-Hspice simulations involve both model evaluations and matrix solutions. Running model evaluations concurrently on multiple CPUs using multithreading can significantly improve simulation performance. In most cases, the model evaluation will dominate. To determine how much time is spent in model evaluation and solving, specify .option acct = 2 in the netlist. Using multithreading results in faster simulations with no loss of accuracy.

Multithreaded (MT) Star-Hspice is supported on Sun Solaris 2.5.1 (SunOS 5.5.1) and on Windows NT as a prerelease version using win32 threads.

Running Star-Hspice-MT

You can run Star-Hspice-MT using the syntax described below.

Sun Solaris Platform

Enter on the command line:

```
hspace -mt #num -i input_filename -o output_filename
```

Windows NT Platform

Under the Windows NT DOS prompt type:

```
hsp_mt -mt #num -i input_filename -o output_filename
```

**Note:** If the #num is omitted, the number of threads will be set to the number of online CPUs.
If you omit the -o output_file option, the result will be printed to the standard output.

Under Windows NT explorer:

1. Double click the hsp_mt application icon.
2. Select the File/Simulate button to select the input netlist file.
In Windows, the program will automatically detect and use the number of online CPUs.

Under the Avant! HSPUI interface:
1. Select the correct version of *hsp_mt.exe* in the Version Combo Box.
2. Select the correct number of processors in the MT Option Box.
3. Click the **Open** button to select the input netlist file.
4. Click the **Simulate** button to start the simulation.

### Performance Improvement Estimations

For multithreaded Star-Hspice, the CPU time is:

\[
T_{mt} = T_{serial} + T_{parallel}/N_{cpu} + T_{overhead}
\]

where:
- \(T_{serial}\) Represents the Star-Hspice calculations that are not threaded
- \(T_{parallel}\) Represents the threaded Star-Hspice calculations
- \(N_{cpu}\) The number of CPUs used. \(T_{overhead}\) is the overhead from multithreading. Typically, this represents a small fraction of the total run time.

For example, for a 151-stage nand ring oscillator using LEVEL 49, \(T_{parallel}\) is about 80% of \(T_{1cpu}\) (the CPU time associated with a single CPU), if you run with two threads on a multi-CPU machine. Ideally, assuming \(T_{overhead} = 0\), you can achieve a speedup of:

\[
T_{1cpu}/(0.2T_{1cpu} + 0.8T_{1cpu}/2cpus) = 1.67
\]

For six CPUs the speedup is:

\[
T_{1cpu}/(0.2T_{1cpu} + 0.8T_{1cpu}/6cpus) = 3.0
\]

The typical value of \(T_{parallel}\) is 0.6 to 0.7 for moderate to large circuits.
Using PKG and EBD Simulation

PKG & EBD simulation support the package data from [Package], [Pins] and [Define Package Model] sections in *.ibs, *.pkg, and *.ebd files. You can simulate the packaging and the board-level trace effects in the whole system, using Star-Hspice. You can also simulate the packaging effect and the pin-connected trace effect stand-alone, with the additional stimulus and loads on the corresponding pins.

Note: The subcircuit interface port names must be same as the pin names listed in IBIS file.

Options Statements

To support the PKG and EBD feature in system simulation, the netlist must include the following lines:

```plaintext
.option PKGMAP="pkg.map"
.option EBDMAP="ebd.map"
.option PKGTYP=RLC / T_LINE
.option EBDTYP=RLC / T_LINE
```

Parameter Description

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PKGMAP</td>
<td>Specifies the name of a map file, which lists the relationship between the Hspice sub-circuit name and the IBIS component name. You can assign this option (with the map file) up to 40 times.</td>
</tr>
</tbody>
</table>
### Parameter Description

**EBDMAP**
Specifies the name of a map file, which lists the relationship between the Hspice sub-circuit name and:
- The IBIS board-level module.
- The X element name in the sub-circuit.
- The on-board component.
You can assign this option (with the map file) up to 40 times.

**PKG TYP**
Specifies the types of elements to use, to represent the package effect.
- If the value is RLC (the default), Hspice uses RLC elements as the parasitic packaging elements.
- If the value is T_LINE, Hspice uses the transmission line.
- If you specify the package data in matrix form, Hspice uses the W element.
- If the package data is in the [Package] or [Pin] section, Hspice uses the RLC element.
Use this option only if you use the section form to specify the package data in [Define Package Model], and the section length is not 0.

**EBD TYP**
Specifies the type of elements to use, to represent the board-level pin connected traces.
- If the value is RLC, Hspice selects RLC element netlists as the traces.
- If the value is T_LINE, Hspice uses the transmission line.

The PKG map file format is:

```plaintext
HSP_SUBCIRCUIT_NAME_1  IBIS_FILE_NAME1  COMPONENT_NAME1
HSP_SUBCIRCUIT_NAME_2  IBIS_FILE_NAME2  COMPONENT_NAME2
...                      ...                      ...
```
The EBD map file format is:

```
[FILE NAME] filename
[EBD MAP DATA]
[BOARD LEVEL SUBCIRCUIT] subcircuit_name
[EBD FILE Name] EBD_file_name
x_element_name1 component_on_board_name1
x_element_name2 component_on_board_name2
...
[END EBD MAP DATA]
```

### Parameter Description

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HSP_SUBCIRCUIT_NAME_1</td>
<td>Specifies the name of the sub-circuit to consider with the package effect.</td>
</tr>
<tr>
<td>IBIS_FILE_NAME1</td>
<td>Specifies the name of the IBIS file that includes the package information for the HSP_SUBCIRCUIT_NAME_1 sub-circuit.</td>
</tr>
<tr>
<td>COMPONENT_NAME1</td>
<td>Specifies the name of the component that corresponds to the sub-circuit.</td>
</tr>
</tbody>
</table>

Keyword. The `filename` argument specifies the file name, to verify file consistency.

Between these two keywords is information about the relationship between the Hspice sub-circuit and a board-level module. You can specify multiple [EBD MAP DATA] & [END EBD MAP DATA] blocks, but you can include only one board-level module in each block.

A keyword. The `subcircuit_name` argument specifies the Hspice sub-circuit to consider with the trace effect.
The PKG & EBD effect are shown from the first simulation.

**System-Level PKG and EBD Simulation**

To simulate an entire system, including PKG & EBD information, associate the Hspice netlist with the PKG & EBD information. To do this, use the related options, the PKG map files, and the END map files. You can obtain detailed information from your local Technical Support teams.

**Stand-alone PKG Simulation**

Use the Stand-alone PKG Simulation feature to focus only on studying the packaging effect. To do this, follow these steps:

1. Use the `hspice` command to produce a subcircuit that corresponds to the package component.

2. Prepare an Hspice netlist that calls the generated subcircuit.
   - The subcircuit is added with the suitable stimulus and loads.

3. Simulate the Hspice netlist

---

**Parameter**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[EBD FILE Name]</td>
<td>A keyword. The <em>EBD_file_name</em> argument specifies the name of the file that includes the pin-related trace information for the Hspice sub-circuit.</td>
</tr>
<tr>
<td>X_ELEMENT_NAME1</td>
<td>Specifies the X element in the Hspice subcircuit, which corresponds to the on-board component specified by COMPONENT_ON_BOARD_NAME1.</td>
</tr>
<tr>
<td>COMPONENT_ON_BOARD_NAME1</td>
<td>Specifies the on-board component referenced in the EBD file, which corresponds to the X_ELEMENT_NAME1.</td>
</tr>
</tbody>
</table>
The command syntax for pkg2ckt is:

```
hspice -t RLC/T_LINE -p ibis_file -c component_name
```

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>hspice</td>
<td>Program name.</td>
</tr>
<tr>
<td>-t</td>
<td>Specifies the elements that handle the package effect, either:</td>
</tr>
<tr>
<td></td>
<td>■ RLC (the default) for RLC elements, or</td>
</tr>
<tr>
<td></td>
<td>■ T_LINE (transmission line) for the W element. This argument is not available for the package data in matrix form.</td>
</tr>
<tr>
<td>-p</td>
<td>Specifies that the next argument is <em>ibis file</em>.</td>
</tr>
<tr>
<td>ibis_file</td>
<td>Specifies the name of the IBIS file that includes the package data. The file extension must be either <code>.ibs</code> or <code>.pkg</code>.</td>
</tr>
<tr>
<td>-c</td>
<td>Specifies that the next argument is <em>component name</em>.</td>
</tr>
<tr>
<td>component_name</td>
<td>Specifies the name of the component for which simulation focuses only on the package (PKG).</td>
</tr>
</tbody>
</table>

The generated sub-circuit file name is the *component_name* with a `.inc` extension.

The number of interface nodes is twice the number of pins listed in the ibis file, for internal nodes and external pins.

- Half of these nodes use the pin names from the ibis file. These node names, without new prefixes, are pins that connect outside of the circuit.
- The remaining interface nodes use the same name as the pin listed in the ibis file, but with the `PO_` prefix. These internal nodes connect to the original sub-circuit interface node, based on their names.
Stand-alone EBD Simulation

To study only the pin-connected trace effect, use the Stand-alone, Pin-connected Trace Simulation feature, as described in the following steps:

1. Use the hspice command to create a sub-circuit that corresponds to the pin-connected trace component.

2. Prepare an Hspice netlist that calls the generated sub-circuit.
   The subcircuit is added, with suitable stimulus and loads.

3. Simulate the Hspice netlist.

The command syntax for pkg2ckt is:

   hspice -t RLC/T_LINE -e ibis_file -o output_subckt_name

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>hspice</td>
<td>Program name.</td>
</tr>
<tr>
<td>-t</td>
<td>Specifies the elements that handle the package effect, either:</td>
</tr>
<tr>
<td></td>
<td>- RLC (the default) for RLC elements, or</td>
</tr>
<tr>
<td></td>
<td>- T_LINE (transmission line) for the W element.</td>
</tr>
<tr>
<td></td>
<td>This argument is not available for the package data in matrix form.</td>
</tr>
<tr>
<td>-e</td>
<td>Specifies that the next argument is ibis_file.</td>
</tr>
<tr>
<td>ibis_file</td>
<td>Specifies the name of the IBIS file that includes the pin-connected trace data. The file extension must be .ebd.</td>
</tr>
<tr>
<td>-o</td>
<td>Specifies that the next argument is subckt_name.</td>
</tr>
<tr>
<td>subckt_name</td>
<td>Specifies the name of the sub-circuit for which simulation focuses only on the pin-connected trace.</td>
</tr>
</tbody>
</table>

The generated file name is the subckt_name with a .inc extension.

The number of interface nodes consists of the pins listed in the .ebd file, and the nodes listed in the .ebd file.
The interface node from the pin uses the same name as the pin.

- The interface node from node in the `.ebd` file uses a name in the following format:

  \{ ref_name + "_" + pin_name [ + digit ] \}

**Limitation**

In any specified package, the number of pins must not exceed 512.

If you use an EBD file, the EBD simulation feature does not support series components (such as resistors), because the current IBIS specification does not let you specify a resistance value. Currently, IBIS describes only the board pin - connect traces; IBIS ignores the other on-board traces.

**Examples**

The following examples of how to use the PKG & EBD features include:

- Simulation for both PKG and EBD.
- System simulation of a PKG.
- System simulation using EBD.
- Simulation of a PKG circuit to a PKG subcircuit.
- Simulation of an EBD circuit to an EBD subcircuit.

In these examples, you can select the parasitic element type as either RLC, or W transmission lines.

These examples consist of five files:

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>test_ebd1.sp</td>
<td>Hspice netlist file.</td>
</tr>
<tr>
<td>test_9_1_1.ibs</td>
<td>IBIS data file.</td>
</tr>
<tr>
<td>test_ebd1.ebd</td>
<td>EBD data file.</td>
</tr>
<tr>
<td>test_9_1_1.map</td>
<td>PKG MAP file.</td>
</tr>
<tr>
<td>ebd.map</td>
<td>EBD map file.</td>
</tr>
</tbody>
</table>
In these examples:

- The command:
  ```
  hspice test_ebd1.sp
  ```
  inserts the parasitic elements, due to the package and board-pin connected traces into the original netlist. It then performs the simulation as usual.

- The command:
  ```
  hspice -t RLC -p test_9_1_1.ibs -c test_9_1_1
  ```
  outputs a sub-circuit into the `test_9_1_1.inc` file, which describes the package parasitic effects for the R/L/C elements.

- The command:
  ```
  hspice -t T_LINE -e test_ebd1.ebd -o test_ebd
  ```
  outputs the sub-circuit information into the `test_ebd.inc` file, which describes the board parasitic effect for the W transmission line.

The following is the example code:

```plaintext
* file test_ebd1.sp for test PKG & EBD
  test case for package & ebd
.ibis p1
  + subname='test_9_1_1'
  + component = 'test_9_1_1' file='test_9_1_1.ibs'
  + ramp_rwf=2
  + ramp_fwf=2
  + typ=min
.SUBCKT test_9_1_1 IN1 IN2 OUT
  r11 IN1 inode 10k
  r12 IN1 inode 10k
  r21 IN2 inode 20k
  r22 IN2 inode 20k
  r31 OUT inode 30k
  r32 OUT inode 30k
  c11 IN1 inode 10u
  c12 IN1 inode 10u
  c21 IN2 inode 20u
  c22 IN2 inode 20u
```

c31 OUT inode 30u
C32 OUT inode 30u
l11 inode inode2 10m
rl11 inode2 0 1meg
Ven pl_io_en vss DC=5.0
.ENDS

.SUBCKT board_a IN1 IN2 OUT1 OUT2
X1_test_9_1_1 IN1 IN2 OUT1 test_9_1_1
X2_test_9_1_1 IN2 IN1 OUT1 test_9_1_1
R1 IN1 OUT2 100k
.ENDS

X_Board_A i_1 i_2 o_1 o_2 board_a
vin1 i_1 0 0 0V pulse ( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
vin2 i_2 0 0 0V pulse ( 0V 1V 3n 0.1n 0.1n 7.5n 15n )
r1o o_1 0 100k
r2o o_2 0 100k
<option PKGTYP=RLC
<option ebdtyp=T_LINE
<option PKGMAP=test_9_1_1.map
<option EBDMAP=ebd.map
.op
.end
* end of file test_ebd1.sp

*********************************************************************
* file test_9_1_1.ibs for providing the PKG data
 Test Case for Package Data in PKG

[IBIS Ver] 3.2
[File name] test_9_1_1.ibs
[File Rev] 2.0
[Date] 04/18/01
[Source] File originated at Intel Corporation.
[Notes] This is for a demo of an HSPICE 2000.2 error
[Disclaimer]  This information is for modeling
purposes only, and is not guaranteed.

[Component]  test_9_1_1
[Manufacturer]  Intel

[Package]
|               typ             min             max |
| R_pkg         373.5m          310.0m          437.0m |
| L_pkg         22.45nH         10.0nH          34.89nH |
| C_pkg          7.59pF          6.97pF          8.21pF |

[End]
* end of file test_9_1_1.ibs

* file test_ebd1.ebd

[IBIS Ver]  3.2
[File name]  test_ebd1.ebd
[File Rev]  2.0
[Date]  04/18/01
[Source]  File originated at Intel Corporation.
[Notes]  This is for a demo of an HSPICE 2000.2
error

[Disclaimer]  This information is for modeling
purposes only, and is not guaranteed.

[Begin Board Description]  16Meg X 8 SIMM Module
[Manufacturer]  Quality SIMM Corp.
[Number Of Pins]  4
[Pin List]  signal_name
IN1     in1
IN2     in2
OUT1       o1
OUT2       o2

[Path Description] PassThru1
Pin IN1
Len = 0   L=2.0n /
Len = 2.1 L=6.0n C=2.0p /
Len = 1.0 L = 1.0n C= 2.0p /
Len = 1.0 R=1000k L=0.1n C=1.0p /
Len = 1.0 L = 6.0n C=2.0p /
Node SX2_test.IN2
Len = 1.0 L = 6.0n C=2.0p /
Node SX1_test.IN1

[Path Description] PassThrur2
Pin IN2
Len = 0.5 L=8.35n C=3.34p R=0.01 /
Node SX1_test.IN2
Len = 0.5 L=8.35n C=3.34p R=0.01 /
Node SX2_test.IN1
Len = 0.5 L=8.35n C=3.34p R=10K /
Pin OUT2

[Path Description] PassThrur3
Pin OUT1
Len = 0.5 L=8.35n C=3.34p R=0.01 /
Node SX1_test.OUT
Len = 0.5 L=8.35n C=3.34p R=0.01 /
Node SX2_test.OUT

[Reference Designator Map]
SX1_test test_9_1_1.ibs test_9_1_1
SX2_test test_9_1_1.ibs test_9_1_1

[End Board description]
[End]

* end of file test_ebd1.ebd

*******************************************************************************

* file test_9_1_1.map: PKG MAP FILE
test_9_1_1 test_9_1_1.ibs test_9_1_1
* end of file test_9_1_1.map

*****************************************************
* file ebd.map: EBD MAP FILE
[FILE NAME] ebd.map
[EBD MAP DATA]
[BOARD LEVEL SUBCIRCUIT] board_a
[EBD FILE Name] test_ebd1.ebd
    X1_test_9_1_1 SX1_test
    X2_test_9_1_1 SX2_test
[END EBD Map Data]
* end of file ebd.map

*****************************************************
Chapter 4

Using Elements

This chapter describes the syntax for the basic elements of a circuit netlist. Please refer to the device model chapters in Volumes II and III for detailed syntax descriptions and model descriptions.

This chapter covers the following topics:

■ Passive Elements
■ Active Elements
■ Transmission Lines
■ Buffers
Passive Elements

Resistors

The general syntax for including a resistor element in a Star-Hspice netlist is:

General form:

\[ \text{Rxxx n1 n2 <mname> <R = >resistance <<TC1 = >val>}
\]
\[ <<TC2 = >val> + <SCALE = val> <M = val> <AC = val> <DTEMP = val> <L = val>
\]
\[ + <W = val> <C = val> \]

where the resistance can be either a value (in units of ohms) or an equation. The only required fields are the two nodes and the resistance or the model name. If the parameter labels are used, the optional arguments may come in any order, although the nodes and model name must come first. If a resistor model is specified (see Chapter 2, “Using Passive Device Models”, in the True-Hspice Device Models Reference Manual), the resistance value is optional.

The arguments are defined as:

- **Rxxx**: Resistor element name. Must begin with “R”, which can be followed by up to 1023 alphanumeric characters.
- **n1**: Positive terminal node name
- **n2**: Negative terminal node name
- **mname**: Resistor model name. This name is used in elements to reference a resistor model.
- **R = resistance**: Resistance value at room temperature. This may be a numeric value or parameter in ohms, or a function of any node voltages, branch currents, or any independent variables such as time, frequency (HERTZ), or temperature.
Using Elements

Passive Elements

Example

In the following example, resistor R1 is connected from node Rnode1 to node Rnode2 with a resistance of 100 ohms.

\[ R1 \text{ Rnode1 Rnode2 100} \]

Resistor RC1 connected from node 12 to node 17 with a resistance of 1 kilohm, and temperature coefficients of 0.001 and 0.

\[ RC1 12 17 R = 1k \text{ TC1 = 0.001 TC2 = 0} \]

Resistor Rterm connected from node input to ground with a resistance determined by the square root of the analysis frequency (nonzero for AC analysis only).

\[ Rterm \text{ input gnd R = } \sqrt{\text{HERTZ}}' \]

Resistor Rxxx from node 98999999 to node 87654321 with a resistance of 1 ohm for DC and time-domain analyses, and 10 gigohms for AC analyses.

\[ Rxxx 98999999 87654321 1 \text{ AC = 1e10} \]

TC2 Second-order temperature coefficient for the resistor

SCALE Element scale parameter; scales resistance by its value. Default = 1.0.

M Multiplier used to simulate parallel resistors. For example, to represent two parallel instances of a resistor, set M = 2 to multiply the number of resistors by 2. Default = 1.0.

AC AC resistance used in the AC analysis. Default = Reff.

DTEMP Temperature difference between the element and the circuit in Celsius. Default = 0.0.

L Resistor length in meters. Default = 0.0, if L is not specified in a resistor model.

W Resistor width. Default = 0.0, if W is not specified in the model.

C Capacitance connected from node n2 to bulk. Default = 0.0, if C is not specified in a resistor model.
Capacitors

The general syntax for including a capacitor element in a Star-Hspice netlist is:

**General form:**

\[ \text{Cxxx n1 n2 <mname> <C = >capacitance <<TC1 = >val>}
\]
\[ \text{<<TC2 = >val>}
\]
\[ + \text{<SCALE = val> <IC = val> <M = val> <W = val> <L = val>}
\]
\[ + \text{<DTEMP = val>}
\]

or

\[ \text{Cxxx n1 n2 <C = >’equation’ <CTYPE = val> <above options...>}
\]

**Polynomial form:**

\[ \text{Cxxx n1 n2 POLY c0 c1... <above options...>}
\]

where the capacitance can be specified as a numeric value in units of farads, as an equation or as a polynomial of the voltage. The only required fields are the two nodes and the capacitance or model name. If the parameter labels are used, the optional arguments may come in any order, although the nodes and model name must come first. If a capacitor model is specified (see Chapter 2, “Using Passive Device Models”, in the *True-Hspice Device Models Reference Manual*), the capacitance value is optional.

If the equation form of the capacitance specification is used, the CTYPE parameter is used to determine the method of capacitance charge calculation. The calculation is different depending on whether a self-referential voltage is used in the equation (that is, the voltage across the capacitor whose capacitance is determined by the equation).

To avoid syntactic conflicts, if a capacitor model exists using the same name as a parameter used to specify the capacitance, the model name is taken. In the following example, C1 assumes the value of capacitance determined using the model and not the parameter.

\[ \text{.PARAMETER CAPXX = 1}
\]
\[ \text{C1 1 2 CAPXX}
\]
\[ \text{.MODEL CAPXX C CAP = 1}
\]
The arguments are defined as:

- $C_{xxx}$: Capacitor element name. Must begin with a “C”, which can be followed by up to 1023 alphanumeric characters.
- $n1$: Positive terminal node name
- $n2$: Negative terminal node name
- $mname$: Capacitance model name. This name is used in elements to reference a capacitor model.
- $C = capacitance$: Capacitance at room temperature as a numeric value or parameter in farads.
- $TC2$: Second-order temperature coefficient for the capacitor
- $SCALE$: Element scale parameter, scales capacitance by its value. Default = 1.0.
- $IC$: Initial voltage across the capacitor in volts. This value is used as the DC operating point voltage when UIC is specified in the .TRAN statement and is overridden by the .IC statement.
- $M$: Multiplier used to simulate multiple parallel capacitors. Default = 1.0
- $W$: Capacitor width in meters. Default = 0.0, if W is not specified in a capacitor model.
- $L$: Capacitor length in meters. Default = 0.0, if L is not specified in a capacitor model.
- $DTEMP$: Element temperature difference with respect to the circuit temperature in Celsius. Default = 0.0.
**Passive Elements Using Elements**

\[
C = 'equation' \quad \text{Capacitance at room temperature specified as a function of any node voltages, branch currents, or any independent variables such as time, frequency (HERTZ), or temperature.}
\]

**CTYPE**

Determines capacitance charge calculation for elements with capacitance equations. If capacitance equation is a function of \(v(n1,n2)\), set CTYPExx = 1. This setting must be used correctly to ensure proper capacitance calculations and hence simulation results. Default = 0.

**POLY**

Keyword to specify capacitance given by a polynomial.

\[
c0 \quad c1 \ldots \quad \text{Coefficients of a polynomial in voltage describing the capacitor value.} \quad c0 \text{ represents the magnitude of the 0th order term, } c1 \text{ represents the magnitude of the 1st order term, and so on. Note that the coefficients can not be parameterized.}
\]

**Example**

In the following example, capacitor C1 is connected from node 1 to node 2 with a capacitance of 20 picofarads:

\[
C1 \quad 1 \quad 2 \quad 20p
\]

Cshunt refers to three capacitors in parallel connected from node output to ground, each with a capacitance of 100 femtofarads.

\[
\text{Cshunt output gnd } C = 100f \quad M = 3
\]

Capacitor Cload connected from node driver to node output with a capacitance determined by the voltage on node capcontrol times 1E-6, and an initial voltage across the capacitor of 0 volts.

\[
\text{Cload driver output C = '1u*v(capcontrol)' CTYPE = 1 IC = 0v}
\]

Capacitor C99 connected from node in to node out with a capacitance determined by the polynomial \(C = c0 + c1*v + c2*v*v\), where \(v\) is the voltage across the capacitor.

\[
\text{C99 in out POLY 2.0 0.5 0.01}
\]
Inductors

The general syntax for including an inductor element in a Star-Hspice netlist is:

**General Form:**

```
Lxxx n1 n2 <L = >inductance <<TC1 = >val> <<TC2 = >val>
+ <SCALE = val> <IC = val> <M = val> <DTEMP = val> <R = val>
```

or

```
Lxxx n1 n2 L = ‘equation’ <LTYPE = val> <above options...>
```

**Polynomial form:**

```
Lxxx n1 n2 POLY c0 c1... <above options...>
```

**Magnetic Winding form:**

```
Lxxx n1 n2 NT = turns <above options...>
```

where the inductance can be either a value (in units of henries), an equation, a polynomial of the current or a magnetic winding. The only required fields are the two nodes and the inductance or model name. If the parameter labels are used, the optional arguments may come in any order, although the nodes and model name must come first. If an inductor model is specified (see Chapter 2, “Using Passive Device Models”, in the *True-Hspice Device Models Reference Manual*), the inductance value is optional.

The arguments are defined as:

- **Lxxx**: Inductor element name. Must begin with L, which can be followed by up to 1023 alphanumeric characters.
- **n1**: Positive terminal node name.
- **n2**: Negative terminal node name.
- **TC2**: Second-order temperature coefficient for the inductor.
**SCALE**
Element scale parameter; scales inductance by its value. Default = 1.0.

**IC**
Initial current through the inductor in amperes. This value is used as the DC operating point voltage when UIC is specified in the .TRAN statement and is overridden by the .IC statement.

**L = inductance**
Inductance value. This may be a numeric value or parameter in henries, or a function of any node voltages, branch currents, or any independent variables such as time, frequency (HERTZ), or temperature.

**M**
Multiplier used to simulate parallel inductors. Default = 1.0.

**DTEMP**
Temperature difference between the element and the circuit in Celsius. Default = 0.0.

**R**
Resistance of inductor in ohms. Default = 0.0.

**L = ‘equation’**
Inductance at room temperature specified as a function of any node voltages, branch currents, or any independent variables such as time, frequency (HERTZ), or temperature.

**LTYPE**
Determines inductance flux calculation for elements with inductance equations. If inductance equation is a function of i(Lxxx), set LTYPE = 1. This setting must be used correctly to ensure proper inductance calculations and hence simulation results. Default = 0.

**POLY**
Keyword to specify inductance given by a polynomial.

**c0 c1...**
Coefficients of a polynomial in current describing the inductor value. c0 represents the magnitude of the 0th order term, c1 represents the magnitude of the 1st order term, and so on.

**NT = turns**
Number representing the number of turns of an inductive magnetic winding.
Example

In the following example, inductor L1 is connected from node coilin to node coilout with an inductance of 100 nanohenries.

L1 coilin coilout 100n

Inductor Lloop connected from node 12 to node 17 with an inductance of 1 microhenry, and temperature coefficients of 0.001 and 0.

Lloop 12 17 L = 1u TC1 = 0.001 TC2 = 0

Inductor Lcoil connected from node input to ground with an inductance determined by the product of the current through the inductor and 1E-6.

Lcoil input gnd L = ‘1u*i(input)’ LTYPE = 0

Inductor L99 connected from node in to node out with an inductance determined by the polynomial L = c0 + c1*i + c2*i*i, where i is the current through the inductor. The inductor is also specified to have a DC resistance of 10 ohms.

L99 in out POLY 4.0 0.35 0.01 R = 10

Inductor L connected from node 1 to node 2 as a magnetic winding element with 10 turns of wire.

L 1 2 NT = 10

Mutual Inductors

The general syntax for including a mutual inductor element in a Star-Hspice netlist is:

General form:

Kxxx Lyyy Lzzz <K = >coupling

Mutual Core form:

Kaaa Lbbb <Lccc ... <Lddd>> mname <MAG = magnetization>

where “coupling” is a unitless value from zero to one representing the coupling strength. If the parameter labels are used, the optional arguments may come in any order, although the nodes and model name must come first. If an inductor model is specified (see Chapter 2, “Using Passive Device Models”, in the True-Hspice Device Models Reference Manual), the inductance value is optional.
The arguments are defined as:

- **Kxxx** Mutual inductor element name. Must begin with “K”, which can be followed by up to 1023 alphanumeric characters.
- **Lyyy** Name of the first of two coupled inductors.
- **Lzzz** Name of the second of two coupled inductors.
- **K = coupling** Coefficient of mutual coupling. K is a unitless number with magnitude greater than 0 and less than or equal to 1. If K is negative, the direction of coupling is reversed. This reversal is equivalent to reversing the polarity of either of the coupled inductors. The K = coupling syntax should be used when using a parameterized value or an equation.
- **Kaaa** Saturable core element name. Must begin with “K”, which can be followed by up to 1023 alphanumeric characters.
- **Lbbb, Lccc, Lddd** The names of the windings about the Kaaa core. One winding element is required, and each winding element must have the magnetic winding syntax.
- **MAG = magnetization** Initial magnetization of the saturable core. Can be set to +1, 0 and -1, where +/- 1 refer to positive and negative values of the model parameter BS (see Chapter 2, “Using Passive Device Models”, in the True-Hspice Device Models Reference Manual).

The coupling coefficient should be determined by the user based on any geometric and spatial information known. The final coupling inductance will be determined by dividing the coupling coefficient by the square-root of the product of the two self-inductances.
When using the mutual inductor element to calculate the coupling between more than two inductors, Star-Hspice can automatically calculate an approximate second-order coupling. See the third example below for a specific situation.

**Warning:** The automatic inductance calculation is only an estimation and is accurate for a subset of geometries. The second-order coupling coefficient is simply the product of the two first-order coefficients, which is not correct for many geometries.

**Example**

Inductors Lin and Lout are coupled with a coefficient of 0.9.

\[
K_1 \text{ Lin Lout 0.9}
\]

Inductors Lhigh and Llow are coupled with a coefficient equal to the value of the parameter COUPLE.

\[
Kxfmr \text{ Lhigh Llow } K = \text{ COUPLE}
\]

The two mutual inductors K1 and K2 couple L1 and L2, and L2 and L3, respectively. The coupling coefficients are 0.98 and 0.87. Star-Hspice automatically calculates the mutual inductance between L1 and L3, with a coefficient of 0.98*0.87 = 0.853.

\[
K_1 \text{ L1 L2 0.98}
\]

\[
K_2 \text{ L2 L3 0.87}
\]
Active Elements

Diode Element

The general syntax for including a diode element in a Star-Hspice netlist is:

*Geometric (LEVEL = 1) and Non-geometric (LEVEL = 3) form:*

\[
\text{Dxxx nplus nminus mname <<AREA = } \text{area} \text{>> <WP = val} > \\
+ \text{LP = val} > \text{WM = val} > \text{LM = val} > \text{OFF} > \text{IC = vd} > \text{M = val} > \\
+ \text{DTEMP = val} >
\]

or

\[
\text{Dxxx nplus nminus mname <W = width} > \text{L = length} > \text{WP = val} > \\
+ \text{LP = val} > \text{WM = val} > \text{LM = val} > \text{OFF} > \text{IC = vd} > \text{M = val} > \\
+ \text{DTEMP = val} >
\]

*Fowler-Nordheim (LEVEL = 2) form:*

\[
\text{Dxxx nplus nminus mname <W = val <L = val} > > \text{WP = val} > \text{OFF} > \\
+ \text{IC = vd} > \text{M = val} >
\]

The only required fields are the two nodes and the model name. If the parameter labels are used, the optional arguments may come in any order, although the nodes and model name must come first.

The arguments are as follows:

- \( \text{Dxxx} \) Diode element name. Must begin with “D”, which can be followed by up to 1023 alphanumeric characters.
- \( \text{nplus} \) Positive terminal (anode) node name. The series resistor of the equivalent circuit is attached to this terminal.
- \( \text{nminus} \) Negative terminal (cathode) node name
- \( \text{mname} \) Diode model name reference
AREA

Area of the diode (unitless for diode model LEVEL = 1 and square meters for diode model LEVEL = 3). This affects saturation currents, capacitances and resistances (diode model parameters IK, IKR, JS, CJO and RS). Area factor for diode model LEVEL = 1 is not affected by the SCALE option. Default = 1.0. Overrides AREA from the diode model. If unspecified, is calculated from width and length specifications.

PJ

Periphery of junction (unitless for diode model LEVEL = 1 and meters for diode model LEVEL = 3). Overrides PJ from the diode model. If unspecified, calculated from the width and length specifications.

WP

Width of polysilicon capacitor in meters (for diode model LEVEL = 3 only). Overrides WP in diode model. Default = 0.0.

LP

Length of polysilicon capacitor in meters (for diode model LEVEL = 3 only). Overrides LP in diode model. Default = 0.0.

WM

Width of metal capacitor in meters (for diode model LEVEL = 3 only). Overrides WM in diode model. Default = 0.0.

LM

Width of metal capacitor in meters (for diode model LEVEL = 3 only). Overrides LM in diode model. Default = 0.0.

OFF

Sets initial condition to OFF for this element in DC analysis. Default = ON.

IC = vd

Initial voltage across the diode element. This value is used when the UIC option is present in the .TRAN statement and is overridden by the .IC statement.

M

Multiplier to simulate multiple diodes in parallel. All currents, capacitances and resistances are affected by the setting of M. Default = 1.

DTEMP

The difference between the element temperature and the circuit temperature in Celsius. Default = 0.0.
Active Elements

Using Elements

Example

Diode D1 with anode and cathode connected to nodes 1 and 2 where the diode model is given by diode1.

D1 1 2 diode1

Diode Dprot with anode and cathode connected to node output and ground references diode model firstd and specifies an area of 10 (unitless for LEVEL = 1 model) with the diode OFF as an initial condition.

Dprot output gnd firstd 10 OFF

Diode Ddrive with anode and cathode connected to nodes driver and output with a width and length of 500 microns and references diode model model_d.

Ddrive driver output model_d W = 5e-4 L = 5e-4 IC = 0.2

Bipolar Junction Transistors (BJTs) Element

The general syntax for including a BJT element in a Star-Hspice netlist is:

General form:

\[
Qxxx nc nb ne <ns> mname <area> <OFF> <IC = vbeval,vceval> \\
+ <M = val> <DTEMP = val>
\]

or

Qxxx nc nb ne <ns> mname <AREA = area> <AREAB = val> \\
+ <AREAC = val> <OFF> <VBE = vbeval> <VCE = vceval> \\
+ <M = val> \\
+ <DTEMP = val>

The only required fields are the collector, base and emitter nodes, and the model name. The nodes and model name must come first.
The arguments are as follows:

- **Qxxx**  
  BJT element name. Must begin with “Q”, which can be followed by up to 1023 alphanumeric characters.

- **nc**  
  Collector terminal node name

- **nb**  
  Base terminal node name

- **ne**  
  Emitter terminal node name

- **ns**  
  Substrate terminal node name, which is optional. Can also be set in the BJT model with the parameter BULK.

- **mname**  
  BJT model name reference

- **area,**  
  Emitter area multiplying factor which affects currents, resistances and capacitances. Default = 1.0.

- **OFF**  
  Sets initial condition to OFF for this element in DC analysis. Default = ON.

- **IC = vbeval,**  
  Initial internal base-emitter voltage (vbeval) and collector-emitter voltage (vceval). These are used when UIC is present in the .TRAN statement and is overridden by the .IC statement.

- **VBE, VCE**  
  UIC is present in the .TRAN statement and is overridden by the .IC statement.

- **M**  
  Multiplier to simulate multiple BJTs in parallel. All currents, capacitances and resistances are affected by the setting of M. Default = 1.

- **DTEMP**  
  The difference between the element temperature and the circuit temperature in Celsius. Default = 0.0.

- **AREAB**  
  Base area multiplying factor that affects currents, resistances and capacitances. Default = AREA.

- **AREAC**  
  Collector area multiplying factor that affects currents, resistances and capacitances. Default = AREA.

### Example

BJT Q1 with collector, base, and emitter connected to nodes 1, 2 and 3 where the BJT model is given by model_1.
BJT Qopamp1 with collector, base, and emitter connected to nodes c1, b3 and e2 and the substrate connected to node s. The BJT model is given by 1stagepnp and the area factors AREA, AREAB and AREAC are 1.5, 2.5 and 3.0, respectively.

Qopamp1 c1 b3 e2 s 1stagepnp AREA = 1.5 AREAB = 2.5 AREAC = 3.0

BJT Qdrive with collector, base, and emitter connected to nodes driver, in and output with an area factor of 0.1 and references BJT model model_npn.

Qdrive driver in output model_npn 0.1

JFETs and MESFETs

The general syntax for including a JFET or MESFET element in a Star-Hspice netlist is:

**General form:**

```
Jxxx nd ng ns <nb> mname <<<AREA> = area | <W = val> <L = val>>
+ <OFF> <IC = vdsval,vgsval> <M = val> <DTEMP = val>
```

or

```
Jxxx nd ng ns <nb> mname <<<AREA> = area> | <W = val> <L = val>>
+ <OFF> <VDS = vdsval> <VGS = vgsval> <M = val> <DTEMP = val>
```

The only required fields are the drain, gate and source nodes, and the model name. The nodes and model name must come first.

The arguments are as follows:

- **Jxxx**  
  JFET or MESFET element name. Must begin with “J”, which can be followed by up to 1023 alphanumeric characters.

- **nd**  
  Drain terminal node name
Example

JFET J1 with drain, source, and gate connected to nodes 1, 2 and 3 where the JFET model is given by model_1.

\[ J1 \ 1 \ 2 \ 3 \ \text{model}_1 \]

JFET Jopamp1 with drain, gate, and source connected to nodes d1, g3 and s2 and the bulk connected to node b. The JFET model is given by 1stage and the area is given as 100 microns.

\[ \text{Jopamp1 d1 g3 s2 b 1stage AREA = 100u} \]
JFET Jdrive with drain, gate, and source connected to nodes driver, in and output with a width and length of 10 microns and references JFET model model_jfet.

Jdrive driver in output model_jfet W = 10u L = 10u

**MOSFETs**

The general syntax for including a MOSFET element in a Star-Hspice netlist is:

*General form:*

Mxxx nd ng ns <nb> mname <<L = >length> <<W = >width>
<AD = val>
+ <AS = val> <PD = val> <PS = val> <NRD = val> <NRS = val>
+ <RDC = val> <RSC = val> <OFF> <IC = vds,vgs,vbs> <M = val>
+ <DTEMP = val> <GEO = val> <DELVTO = val>

or

.OPTION WL
Mxxx nd ng ns <nb> mname <width> <length> <other options...>

The only required fields are the drain, gate and source nodes, and the model name. The nodes and model name must come first. The second syntax is used in conjunction with the .OPTION WL statement that allows exchanging the width and length options when no label is given.

The arguments are as follows:

- **Mxxx** MOSFET element name. Must begin with “M”, which can be followed by up to 1023 alphanumeric characters.
- **nd** Drain terminal node name
- **ng** Gate terminal node name
- **ns** Source terminal node name
- **nb** Bulk terminal node name, which is optional. Can be set in MOSFET model using parameter BULK.
- **mname** MOSFET model name reference
Using Elements

**L**
MOSFET channel length in meters. This parameter overrides DEFL in an OPTIONS statement.
Default = DEFL with a maximum of 0.1m.

**W**
MOSFET channel width in meters. This parameter overrides DEFW in an OPTIONS statement.
Default = DEFW.

**AD**
Drain diffusion area. Overrides DEFAD in the OPTIONS statement. Default = DEFAD only when the MOSFET model parameter ACM = 0.

**AS**
Source diffusion area. Overrides DEFAS in the OPTIONS statement. Default = DEFAS only when the MOSFET model parameter ACM = 0.

**PD**
Perimeter of the drain junction, including the channel edge. Overrides DEFPD in the OPTIONS statement.
Default = DEFAD when the MOSFET model parameter ACM = 0 or 1, and default = 0.0 when ACM = 2 or 3.

**PS**
Perimeter of the source junction, including the channel edge. Overrides DEFPS in the OPTIONS statement.
Default = DEFAS when the MOSFET model parameter ACM = 0 or 1, and default = 0.0 when ACM = 2 or 3.

**NRD**
Number of squares of drain diffusion for resistance calculations. Overrides DEFNRD in the OPTIONS statement. Default = DEFNRD when the MOSFET model parameter ACM = 0 or 1, and default = 0.0 when ACM = 2 or 3.

**NRS**
Number of squares of source diffusion for resistance calculations. Overrides DEFNRS in the OPTIONS statement. Default = DEFNRS when the MOSFET model parameter ACM = 0 or 1, and default = 0.0 when ACM = 2 or 3.

**RDC**
Additional drain resistance due to contact resistance with units of ohms. This value overrides the RDC setting in the MOSFET model specification. Default = 0.0.
**Example**

MOSFET M1 with drain, gate, and source connected to nodes 1, 2 and 3 where the MOSFET model is given by model_1.

\[ M1 \ 1 \ 2 \ 3 \ \text{model}_1 \]

MOSFET Mopamp1 with drain, gate, and source connected to nodes d1, g3 and s2 and the bulk connected to node b. The MOSFET model is given by 1stage and the length and width of the gate are given as 2 and 10 microns, respectively.

\[ Mopamp1 \ d1 \ g3 \ s2 \ b \ \text{1stage} \ L = 2\mu \ W = 10\mu \]

MOSFET Mdrive with drain, gate, and source connected to nodes driver, in and output with a width and length of 3 and 0.25 microns, respectively. This device references MOSFET model bsim3v3 and specifies a temperature for the device that is 4 degrees Celsius above the circuit temperature.

\[ Mdrive \ \text{driver in output bsim3v3} \ W = 3u \ L = 0.25u \ \text{DTEMP} = 4.0 \]
Transmission Lines

W Element Statement

The general syntax for including a lossy (W Element) transmission line element in a Star-Hspice netlist is:

**RLGC file form:**

```
Wxxx in1 <in2 <...inx>> refin out1 <out2 <...outx>> refout
+ <RLGCfile = fname> N = val L = val
```

**U-model form:**

```
Wxxx in1 <in2 <...inx>> refin out1 <out2 <...outx>> refout
+ <Umodel = mname> N = val L = val
```

**Field Solver form:**

```
Wxxx in1 <in2 <...inx>> refin out1 <out2 <...outx>> refout
+ <FSmodel = mname> N = val L = val
```

where the number of ports on a single transmission line are not limited. One input and output port, the ground references, a model or file reference, a number of conductors and a length are all required.

The arguments are defined as:

- **Wxxx**: Lossy (W Element) transmission line element name. Must begin with a “W”, which can be followed by up to 1023 alphanumeric characters.
- **inx**: Signal input node for the \( x \)th transmission line (\( in1 \) is required).
- **refin**: Ground reference for input signal.
- **outx**: Signal output node for the \( x \)th transmission line (each input port must have a corresponding output port).
- **refout**: Ground reference for output signal.
Example

Lossy transmission line $W_1$ connected from node $in$ to node $out$ with both signal references grounded, using the RLGC file named cable.rlgc and length of 5 meters.

$$W_1 \text{ in gnd out gnd RLGCfile = cable.rlgc N = 1 L = 5}$$

Two-conductor lossy transmission line $W_{cable}$ is connected from nodes $in1$ and $in2$ to $out1$ and $out2$ with grounds on both signal references. References the U-model named umod_1 and is 10 meters in length.

$$W_{cable} \text{ in1 in2 gnd out1 out2 gnd Umodel = umod_1 N = 2 L = 10}$$

Five-conductor lossy transmission line $W_{net1}$ connected from nodes $i1$, $i2$, $i3$, $i4$ and $i5$ to nodes $o1$, $o3$, $o5$ and the second and fourth outputs grounded with both signal references grounded as well. References the Field Solver model named board1 and is 1 millimeter long.

$$W_{net1} \text{ i1 i2 i3 i4 i5 gnd o1 gnd o3 gnd o5 gnd FSmodel = board1}$$
$$+ \text{ N = 5 L = 1m}$$
The order of parameters in the W-element card does not matter and the number of signal conductors, $N$, can be specified after the list of nodes. Moreover, the nodes and parameters in the W-element card can be mixed freely.

Only one of the RLGCafile, FSmodel or Umodel models can be specified in a single W-element card.

Figure 4-1 shows the node numbering convention for the element syntax.

**Figure 4-1: Terminal Node Numbering for W Element**

### T Element Statement

The general syntax for including a lossless (T Element) transmission line element in a Star-Hspice netlist is:

**General form:**

Txxx in refin out refout Z0 = val TD = val <L = val>

<IC = v1,i1,v2,i2>

or

Txxx in refin out refout Z0 = val F = val <NL = val>

<IC = v1,i1,v2,i2>

**U-model form:**

Txxx in refin out refout mname L = val

where only one input and output port is allowed.
The arguments are defined as:

- **Txxx**: Lossless transmission line element name. Must begin with a “T”, which can be followed by up to 1023 alphanumeric characters.
- **in**: Signal input node
- **refin**: Ground reference for input signal
- **out**: Signal output node
- **refout**: Ground reference for output signal
- **Z0**: Characteristic impedance of the transmission line
- **TD**: Signal delay from the transmission line in units of seconds per meter
- **L**: Physical length of the transmission line in units of meters. Default = 1.
- **IC = v1,i1,v2,i2**: Initial conditions of the transmission line. Specify the voltage on the input port (v1), current into the input port (i1), voltage on the output port (v2) and the current into the output port (i2).
- **F**: Frequency at which the transmission line has the electrical length given by NL.
- **NL**: Normalized electrical length of the transmission line at the frequency, specified in the F parameter, in units of wavelengths per line length. Default = 0.25, which corresponds to a quarter-wavelength.
- **mname**: U-model reference name. A lossy transmission line model, used here to represent the characteristics of the lossless transmission line.

**Example**

Transmission line T1 connected from node in to node out with both signal references grounded, with a 50 ohm impedance and a 5 nanosecond per meter transmission delay and a length of 5 meters.
Using Elements

Transmission Lines

T1 in gnd out gnd Z0 = 50 TD = 5n L = 5

Transmission line Tcable is connected from node in1 to out1 with grounds on both signal references, a 100 ohm impedance, and a normalized electrical length of 1 wavelength at 100 kHz.

Tcable in1 gnd out1 gnd Z0 = 100 F = 100k NL = 1

Transmission line Tnet1 connected from node driver to node output with both signal references grounded. References the U-model named Umodel1 and is 1 millimeter long.

Tnet1 driver gnd output gnd Umodel1 L = 1m

U Element Statement

The general syntax for including a lossy (U Element) transmission line element in a Star-Hspice netlist is:

**General form:**

\[
\text{Uxxx in}1 \text{ <in2 <...in5>> refin out}1 \text{ <out2 <...out5>> refout mname + L = val <LUMPS = val>}
\]

where the number of ports on a single transmission line are limited to five in and five out. One input and output port, the ground references, a model reference and a length are all required.

The arguments are defined as:

**Uxxx** Lossy (U Element) transmission line element name. Must begin with a “U”, which can be followed by up to 1023 alphanumeric characters.

**inx** Signal input node for the x\(^{th}\) transmission line (in1 is required).

**refin** Ground reference for input signal

**outx** Signal output node for the x\(^{th}\) transmission line (each input port must have a corresponding output port).

**refout** Ground reference for output signal

**mname** U-model lossy transmission-line model reference name
**Example**

Lossy transmission line U1 connected from node in to node out with both signal references grounded, using the U-model named umodel_RG58 and length of 5 meters.

\[ U1 \text{ in gnd out gnd umodel\_RG58 L = 5} \]

Two-conductor lossy transmission line Ucable is connected from nodes in1 and in2 to out1 and out2 with grounds on both signal references. References the U-model named twistpr and is 10 meters in length.

\[ Ucable \text{ in1 in2 gnd out1 out2 gnd twistpr L = 10} \]

Five-conductor lossy transmission line Unet1 connected from nodes i1, i2, i3, i4 and i5 to nodes o1, o3, o5 and the second and fourth outputs grounded with both signal references grounded as well. References the U-model named Umodel1 and is 1 millimeter long.

\[ Unet1 \text{ i1 i2 i3 i4 i5 gnd o1 gnd o3 gnd o5 gnd Umodel1 L = 1m} \]
Buffers

The general syntax of an element card for input/output buffers is:

General Form
bname node_1 node_2 ... node_N keyword_1 = value_1
... + [keyword_M = value_M]

where:

bname Is the buffer name and starts with the letter B.

node_1 node_2 ...
node_N Is a list of input/output buffer external nodes. The number of nodes and their meaning are specific to different buffer types.

keyword_i = value_i Assigns value value_i to the keyword keyword_i. Optional keywords are given in square brackets.


Example

B1 nd_pc nd_gc nd_in nd_out_of_in
+ buffer = 1
+ file = 'test.ibs'
+ model = 'IBIS_IN'

This example represents an input buffer, B1, with the 4 terminals nd_pc, nd_gc, nd_in and nd_out_of_in. The IBIS model IBIS_IN is located in the IBIS file named test.ibs. Note that nodes nd_pc and nd_gc are connected by Star-Hspice to the voltage sources. Therefore, users should not connect these nodes to voltage sources. See Chapter 7, “Using IBIS Models”, in the True-Hspice Device Models Reference Manual for more examples.
Chapter 5

Using Sources and Stimuli

This chapter describes element and model statements for independent sources, dependent sources, analog-to-digital elements, and digital-to-analog elements. It also provides explanations of each type of element and model statement. Explicit formulas and examples show how various combinations of parameters affect the simulation.

The chapter covers the following topics:

- Independent Source Elements
- Star-Hspice Independent Source Functions
- Using Voltage and Current Controlled Elements
- Voltage Dependent Voltage Sources — E Elements
- Voltage Dependent Current Sources — G Elements
- Dependent Voltage Sources — H Elements
- Current Dependent Current Sources — F Elements
- Digital and Mixed Mode Stimuli
Independent Source Elements

Use independent source element statements to specify DC, AC, transient, and mixed independent voltage and current sources. Some types of analysis use the associated analysis sources. For example, in a DC analysis, if both DC and AC sources are specified in one independent source element statement, the AC source is taken out of the circuit for the DC analysis. If an independent source is specified for an AC, transient, and DC analysis, transient sources are removed for the AC analysis and DC sources are removed after the performance of the operating point. Initial transient value always overrides the DC value.

Source Element Conventions

Voltage sources need not be grounded. Positive current is assumed to flow from the positive node through the source to the negative node. A positive current source forces current to flow out of the N+ node through the source and into the N- node.

You can use parameters as values in independent sources. Do not identify these parameters using any of the following reserved keywords:

- AC
- ACI
- AM
- DC
- EXP
- PE
- PL
- PU
- PULSE
- PWL
- R
- RD
- SFFM
- SIN

Independent Source Element

The general syntax for including an independent source in a Star-Hspice netlist is:

**General Form**

Vxxx n+ n- <<DC=> dcval> <tranfun> <AC=acmag, <acphase>>

or

Iyyy n+ n- <<DC=> dcval> <tranfun> <AC=acmag, <acphase>>

+ <M=val>
The arguments are defined as follows:

**Vxxx**  
Independent voltage source element name. Must begin with a “V”, which can be followed by up to 1023 alphanumeric characters.

**Iyyy**  
Independent current source element name. Must begin with an “I”, which can be followed by up to 1023 alphanumeric characters.

**n+**  
Positive node

**n-**  
Negative node

**DC=dcval**  
DC source keyword and value in volts. The “tranfun” value at time zero overrides the DC value. Default=0.0.

**tranfun**  
Transient source function (one or more of: AM, DC, EXP, PE, PL, PU, PULSE, PWL, SFFM, SIN). The functions specify the characteristics of a time-varying source. See the individual functions for syntax.

**AC**  
AC source keyword for use in AC small-signal analysis

**acmag**  
Magnitude (RMS) of the AC source in volts

**acphase**  
Phase of the AC source in degrees. Default=0.0.

**M**  
Multiplier used for simulating multiple parallel current sources. The source current value is multiplied by M. Default=1.0.

**Example**

Voltage source VX has a 5 volt DC bias, and the positive terminal is connected to node 1 while the negative terminal is grounded.

VX 1 0 5V
Voltage source VB has a DC bias specified by the parameter ‘VCC’, and the positive terminal is connected to node 2 while the negative terminal is grounded.

\[
\text{VB 2 0 DC=VCC}
\]

Voltage source VH has a 2 volt DC bias, a 1 volt RMS AC bias with 90 degree phase offset, and the positive terminal is connected to node 3 while the negative terminal is connected to node 6.

\[
\text{VH 3 6 DC=2 AC=1,90}
\]

Current source IG has a time-varying response given by the piecewise-linear relationship with 1 milliamp at time=0 and 5 milliamps at 25 milliseconds, and the positive terminal is connected to node 8 while the negative terminal is connected to node 7.

\[
\text{IG 8 7 PL(1MA 0S 5MA 25MS)}
\]

Voltage source VCC has a DC bias specified by the parameter ‘VCC’, and a time-varying response given by the piecewise-linear relationship with 0 volts at time=0, ‘VCC’ from 10 to 15 nanoseconds and back to 0 volts at 20 nanoseconds. The positive terminal is connected to node in while the negative terminal is connected to node out. The operating point for this source will be determined without the DC value (that is, it will be 0 volts).

\[
\text{VCC in out VCC PWL 0 0 10NS VCC 15NS VCC 20NS 0}
\]

Voltage source VIN has a 0.001 volt DC bias, a 1 volt RMS AC bias, and a sinusoidal time-varying response from 0 to 1 volts with a frequency of 1 megahertz. The positive terminal is connected to node 13 while the negative terminal is connected to node 2.

\[
\text{VIN 13 2 0.001 AC 1 SIN (0 1 1MEG)}
\]

Current source ISRC has a 1/3 amp RMS AC response with a 45-degree phase offset and a frequency modulated time-varying response with variation from 0 to 1 volts, a carrier frequency of 10 kHz, a signal frequency of 1 kHz and a modulation index of 5. The positive terminal is connected to node 23 while the negative terminal is connected to node 21.

\[
\text{ISRC 23 21 AC 0.333 45.0 SFFM (0 1 10K 5 1K)}
\]
Voltage source VMEAS has a 0 volt DC bias, and the positive terminal is connected to node 12 while the negative terminal is connected to node 9.

\[ \text{VMEAS 12 9} \]

**DC Sources**

For a DC source, you can specify the DC current or voltage in different ways:

- \[ \text{V1 1 0 DC=5V} \]
- \[ \text{V1 1 0 5V} \]
- \[ \text{I1 1 0 DC=5mA} \]
- \[ \text{I1 1 0 5mA} \]

The first two examples specify a DC voltage source of 5 V connected between node 1 and ground. The third and fourth examples specify a 5 mA DC current source between node 1 and ground. The direction of current in both sources is from node 1 to ground.

**AC Sources**

AC current and voltage sources are impulse functions used for an AC analysis. Specify the magnitude and phase of the impulse with the AC keyword.

- \[ \text{V1 1 0 AC=10V,90} \]
- \[ \text{VIN 1 0 AC 10V 90} \]

The above two examples specify an AC voltage source with a magnitude of 10 V and a phase of 90 degrees. Specify the frequency sweep range of the AC analysis in the .AC analysis statement. The AC or frequency domain analysis provides the impulse response of the circuit.

**Transient Sources**

For transient analysis, you can specify the source as a function of time. The functions available are pulse, exponential, damped sinusoidal, single frequency FM, and piecewise linear function.
Mixed Sources

Mixed sources specify source values for more than one type of analysis. For example, you can specify a DC source specified together with an AC source and transient source, all of which are connected to the same nodes. In this case, when specific analyses are run, Star-Hspice selects the appropriate DC, AC, or transient source. The exception is the zero-time value of a transient source, which overrides the DC value, and is selected for operating-point calculation for all analyses.

VIN 13 2 0.5 AC 1 SIN (0 1 1MEG)

The above example specifies a DC source of 0.5 V, an AC source of 1 V, and a transient damped sinusoidal source, each of which are connected between nodes 13 and 2. For DC analysis, the program uses zero source value since the sinusoidal source is zero at time zero.
Star-Hspice Independent Source Functions

Star-Hspice provides the following types of independent source functions:

- Pulse (PULSE function)
- Sinusoidal (SIN function)
- Exponential (EXP function)
- Piecewise linear (PWL function)
- Single-frequency FM (SFFM function)
- Single-frequency AM (AM function)

PWL also comes in a data driven version. The data driven PWL allows the results of an experiment or a previous simulation to provide one or more input sources for a transient simulation.

The independent sources supplied with Star-Hspice permit the designer to specify a variety of useful analog and digital test vectors for either steady state, time domain, or frequency domain analysis. For example, in the time domain, both current and voltage transient waveforms can be specified as exponential, sinusoidal, piecewise linear, single-sided FM functions, or AM functions.

Pulse Source Function

Star-Hspice has a trapezoidal pulse source function, which starts with an initial delay from the beginning of the transient simulation interval to an onset ramp. During the onset ramp, the voltage or current changes linearly from its initial value to the pulse plateau value. After the pulse plateau, the voltage or current moves linearly along a recovery ramp, back to its initial value. The entire pulse repeats with a period \( \text{per} \) from onset to onset.

The general syntax for including a pulse source in an independent voltage or current source is:

**General form:**

\[
Vxxx \ n+ \ n- \ PU<LSE> \ (<v1 \ v2 <td <tr <tf <pw <per>>>>> <>)
\]

or

\[
Ixxx \ n+ \ n- \ PU<LSE> \ (<v1 \ v2 <td <tr <tf <pw <per>>>>> <>)
\]
The arguments are defined as:

\[ V_{xxx}, I_{xxx} \]  
Independent voltage source that will exhibit the pulse response.

\textit{PULSE}  
Keyword for a pulsed time-varying source. The short form is ‘PU’.

\( v1 \)  
Initial value of the voltage or current, before the pulse onset (units of volts or amps).

\( v2 \)  
Pulse plateau value (units of volts or amps).

\( td \)  
Delay time in seconds from the beginning of transient interval to the first onset ramp. Default=0.0 and negative values are considered as zero.

\( tr \)  
Duration of the onset ramp in seconds, from the initial value to the pulse plateau value (reverse transit time). Default=TSTEP.

\( tf \)  
Duration of the recovery ramp in seconds, from the pulse plateau back to the initial value (forward transit time). Default=TSTEP.

\( pw \)  
Pulse width (the width of the plateau portion of the pulse) in seconds. Default=TSTEP.

\( per \)  
Pulse repetition period in seconds. Default=TSTOP.

Below is a table showing the time-value relationship for a PULSE source:

<table>
<thead>
<tr>
<th>Time</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>( v1 )</td>
</tr>
<tr>
<td>( td )</td>
<td>( v1 )</td>
</tr>
<tr>
<td>( td + tr )</td>
<td>( v2 )</td>
</tr>
<tr>
<td>( td + tr + pw )</td>
<td>( v2 )</td>
</tr>
<tr>
<td>( td + tr + pw + tf )</td>
<td>( v1 )</td>
</tr>
</tbody>
</table>
Intermediate points are determined by linear interpolation.

**Note:** *TSTEP is the printing increment, and TSTOP is the final time.*

### Example

The following example shows the pulse source connected between node 3 and node 0. The pulse has an output high voltage of 1 V, an output low voltage of -1 V, a delay of 2 ns, a rise and fall time of 2 ns, a high pulse width of 50 ns, and a period of 100 ns.

\[ \text{VIN} \ 3 \ 0 \ \text{PULSE} \ (-1 \ 1 \ 2NS \ 2NS \ 2NS \ 50NS \ 100NS) \]

Pulse source connected between node 99 and node 0. The syntax shows parameterized values for all the specifications.

\[ \text{V1} \ 99 \ 0 \ \text{PU} \ lv \ hv \ tdlay \ tris \ tfall \ tpw \ tper \]

This example shows an entire Star-Hspice netlist, which contains a PULSE voltage source. The source has an initial voltage of 1 volt, a pulse voltage of 2 volts, a delay time, rise time and fall time each of 5 nanoseconds, a pulse width of 20 nanoseconds, and a pulse period of 50 nanoseconds. The result of the simulation of this netlist is shown in Figure 5-1.

File pulse.sp test of pulse
.option post
.tran .5ns 75ns
vpulse 1 0 pulse( v1 v2 td tr tf pw per )
rl 1 0 1
.param v1=1v v2=2v td=5ns tr=5ns tf=5ns pw=20ns
+per=50ns
.end
Sinusoidal Source Function

Star-Hspice has a damped sinusoidal source that is the product of a dying exponential with a sine wave. Application of this waveform requires the specification of the sine wave frequency, the exponential decay constant, the beginning phase, and the beginning time of the waveform, as explained below.

The general syntax for including a sinusoidal source in an independent voltage or current source is:

**General Form:**

\[
\text{Vxxx } n+ n- \text{ SIN } (\text{vo va <freq <td <θ <ϕ>>>})
\]

or

\[
\text{Ixxx } n+ n- \text{ SIN } (\text{vo va <freq <td <θ <ϕ>>>})
\]
The arguments are defined as:

- $V_{xxx}$, $I_{xxx}$: Independent voltage source that will exhibit the sinusoidal response.
- $SIN$: Keyword for a sinusoidal time-varying source
- $vo$: Voltage or current offset in volts or amps
- $va$: Voltage or current RMS amplitude in volts or amps
- $freq$: Source frequency in Hz. Default=$1/TSTOP$.
- $td$: Time delay before beginning the sinusoidal variation in seconds. Default=$0.0$, response will be 0 volts or amps until the delay value is reached, even with a non-zero DC voltage.
- $\theta$: Damping factor in units of $1/$seconds. Default=$0.0$.
- $\varphi$: Phase delay in units of degrees. Default=$0.0$.

The waveform shape is given by the following table of expressions:

<table>
<thead>
<tr>
<th>Time</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$0$ to $td$</td>
<td>$vo + va \cdot SIN\left(2 \cdot \frac{\Pi \cdot \varphi}{360}\right)$</td>
</tr>
<tr>
<td></td>
<td>$vo + va \cdot Exp[-(Time - td) \cdot \theta] \cdot$</td>
</tr>
<tr>
<td></td>
<td>$SIN\left{2 \cdot \Pi \cdot \left[ freq \cdot (time - td) + \frac{\varphi}{360}\right]\right}$</td>
</tr>
<tr>
<td>$td$ to $tstop$</td>
<td></td>
</tr>
</tbody>
</table>

where $TSTOP$ is the final time; see the .TRAN statement for a detailed explanation.

**Example**

$V_{IN} 3 0 SIN (0 1 100MEG 1NS 1e10)$
Damped sinusoidal source connected between nodes 3 and 0. The waveform has a peak value of 1 V, an offset of 0 V, a 100-MHz frequency, a time delay of 1 ns, a damping factor of 1e10, and a phase delay of zero degree. See Figure 5-2 for a plot of the source output.

*File: SIN.SP THE SINUSOIDAL WAVEFORM
*<decay envelope>
.OPTIONS POST
.PARAM V0=0 VA=1 FREQ=100MEG DELAY=2N THETA=5E7 +PHASE=0
V 1 0 SIN (V0 VA FREQ DELAY THETA PHASE)
R 1 0 1
.TRAN .05N 50N
.END

This example shows an entire Star-Hspice netlist that contains a SIN voltage source. The source has an initial voltage of 0 volts, a pulse voltage of 1 volt, a delay time of 2 nanoseconds, a frequency of 100 MHz, and a damping factor of 50 MHz.
**Exponential Source Function**

The general syntax for including an exponential source in an independent voltage or current source is:

**General Form:**

\[
Vxxx \ n+ \ n- \ \text{EXP} \ (<(> \ v1 \ v2 \ <td1 \ <\tau1 \ <td2 \ <\tau2>>>)\ <>)
\]

or

\[
Ixxx \ n+ \ n- \ \text{EXP} \ (<(> \ v1 \ v2 \ <td1 \ <\tau1 \ <td2 \ <\tau2>>>)\ <>)
\]

The arguments are defined as:

- \(Vxxx, Ixxx\): Independent voltage source that will exhibit the exponential response.
- \(EXP\): Keyword for an exponential time-varying source.
- \(v1\): Initial value of voltage or current in volts or amps.
- \(v2\): Pulsed value of voltage or current in volts or amps.
- \(td1\): Rise delay time in seconds. Default=0.0.
- \(td2\): Fall delay time in seconds. Default=td1+TSTEP.
- \(\tau1\): Rise time constant in seconds. Default=TSTEP.
- \(\tau2\): Fall time constant in seconds. Default=TSTEP.

TSTEP is the printing increment, and TSTOP is the final time.

The waveform shape is given by the following table of expressions:

<table>
<thead>
<tr>
<th>Time</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 to (td1)</td>
<td>(v1)</td>
</tr>
<tr>
<td>(td1) to (td2)</td>
<td>(v1 + (v2 - v1) \cdot \left[ 1 - \exp\left( -\frac{Time - td1}{\tau1} \right) \right] )</td>
</tr>
</tbody>
</table>
Example

VIN 3 0 EXP (-4 -1 2NS 30NS 60NS 40NS)

The above example describes an exponential transient source that is connected between nodes 3 and 0. It has an initial t=0 voltage of -4 V and a final voltage of -1 V. The waveform rises exponentially from -4 V to -1 V with a time constant of 30 ns. At 60 ns it starts dropping to -4 V again, with a time constant of 40 ns.

Figure 5-3: Exponential Source Function
*FILE: EXP.SP THE EXPONENTIAL WAVEFORM
.OPTIONS POST
.PARAM V1=-4 V2=-1 TD1=5N TAU1=30N TAU2=40N TD2=80N
V 1 0 EXP (V1 V2 TD1 TAU1 TD2 TAU2)
R 1 0 1
.TRAN .05N 200N
.END

This example shows an entire Star-Hspice netlist that contains an EXP voltage source. It has an initial t=0 voltage of -4 V and a final voltage of -1 V. The waveform rises exponentially from -4 V to -1 V with a time constant of 30 ns. At 80 ns it starts dropping to -4 V again, with a time constant of 40 ns.

Piecewise Linear (PWL) Source Function

The general syntax for including a piecewise linear source in an independent voltage or current source is:

**General Form:**

\[
Vxxx \, n+ \, n- \, PWL <(> \, t1 \, v1 \, <t2 \, v2 \, t3 \, v3...\,< \, R \, <=repeat>> \, <TD=delay> \,<>)
\]

Or

\[
Ixxx \, n+ \, n- \, PWL <(> \, t1 \, v1 \, <t2 \, v2 \, t3 \, v3...\,< \, R \, <=repeat>> \, <TD=delay> \,<>)
\]

**MSINC and ASPEC form:**

\[
Vxxx \, n+ \, n- \, PL <(> \, v1 \, t1 \, <v2 \, t2 \, v3 \, t3...\,< \, R \, <=repeat>> \, <TD=delay> \,<>)
\]

Or

\[
Ixxx \, n+ \, n- \, PL <(> \, v1 \, t1 \, <v2 \, t2 \, v3 \, t3...\,< \, R \, <=repeat>> \, <TD=delay> \,<>)
\]
The arguments are defined as:

- **Vxxx, Ixxx**: Independent voltage source that will exhibit the piecewise linear response.
- **PWL**: Keyword for a piecewise linear time-varying source
- **v1 v2 ... vn**: Current or voltage values at corresponding timepoint
- **t1 t2 ... tn**: Timepoint values where the corresponding current or voltage value is valid.
- **R=repeat**: Keyword and time value to specify a repeating function. With no argument, the source repeats from the beginning of the function. “repeat” is time in units of seconds which specifies the start point of the waveform that is to be repeated. This time needs to be less than the greatest time point tn.
- **TD=delay**: Time in units of seconds that specifies the length of time to delay the piecewise linear function.

Each pair of values (t1, v1) specifies that the value of the source is v1 (in volts or amps) at time t1. The value of the source at intermediate values of time is determined by linear interpolation between the time points. ASPEC style formats are accommodated by the “PL” form of the function, which reverses the order of the time-voltage pairs to voltage-time pairs. Star-Hspice uses the DC value of the source as the time-zero source value if no time-zero point is given. Also, Star-Hspice does not force the source to terminate at the TSTOP value specified in the .TRAN statement.

If the slope of the piecewise linear function changes below a certain tolerance, the timestep algorithm may not choose the specified time points as simulation time points, thereby obtaining a value for the source voltage or current by extrapolation of neighboring values. In this situation, you may notice a small deviation of the simulated voltage from that specified in the PWL list. To force Star-Hspice to use the specified values, use the SLOPETOL option to reduce the
Using Sources and Stimuli

slope change tolerance (see “Specifying Simulation Output” on page 8-1 for more information about this option).

Specify “R” to cause the function to repeat. You can specify a value after this “R” to indicate the beginning of the function to be repeated: the repeat time must equal a breakpoint in the function. For example, if t1 = 1, t2 = 2, t3 = 3, and t4 = 4, “repeat” can be equal to 1, 2, or 3.

Specify TD=val to cause a delay at the beginning of the function. You can use TD with or without the repeat function.

Example

*FILE: PWL.SP THE REPEATED PIECEWISE LINEAR SOURCE
*ILLUSTRATION OF THE USE OF THE REPEAT FUNCTION “R”
*file pwl.sp REPEATED PIECEWISE LINEAR SOURCE
.OPTION POST
.TRAN 5N 500N
V1 1 0 PWL 60N 0V, 120N 0V, 130N 5V, 170N 5V, 180N 0V, R 0N R1 1 0 1
V2 2 0 PL 0V 60N, 0V 120N, 5V 130N, 5V 170N, 0V 180N, R 60N R2 2 0 1
.END

This example shows an entire Star-Hspice netlist that contains two piecewise linear voltage sources. The two sources have the same function (the first one is in normal format, and the second in ASPEC format). The first source has a repeat specified to start at the beginning of the function, whereas the second repeat starts at the first timepoint. See Figure 5-4 for the difference in responses.
Data Driven Piecewise Linear Source Function

The general syntax for including a data-driven piecewise linear source in an independent voltage or current source is:

**General Form:**

\[
\text{Vxxx n+ n- PWL (TIME, PV)}
\]

or

\[
\text{Ixxx n+ n- PWL (TIME, PV)}
\]

along with:

```
.DATA dataname
TIME PV
t1 v1
t2 v2
t3 v3
t4 v4
...
.ENDDATA
.TRAN DATA=datanam
```

---

*Figure 5-4: Results of Using the Repeat Function*

Start repeating at this point (180 ns)

Repeat from this point (60 ns)

Repeat from this point (0 ns)
The arguments are defined as:

**TIME** Parameter name for time value provided in a .DATA statement.

**PV** Parameter name for amplitude value provided in a .DATA statement.

You must use this source with a .DATA statement that contains time-value pairs. For each \( t_n-v_n \) (time-value) pair given in the .DATA block, the data driven PWL function outputs a current or voltage of the given \( t_n \) duration and with the given \( v_n \) amplitude.

This source allows you to use the results of one simulation as an input source in another simulation. The transient analysis must be data driven.

**Example**

```
*DATA DRIVEN PIECEWISE LINEAR SOURCE
V1 1 0 PWL(TIME, pv1)
R1 1 0 1
V2 2 0 PWL(TIME, pv2)
R2 2 0 1
.DATA dsrc
TIME pv1 pv2
0n 5v 0v
5n 0v 5v
10n 0v 5v
.ENDDATA
.TRAN DATA=dsrc
.END
```

This example shows an entire Star-Hspice netlist that contains two data-driven piecewise linear voltage sources. The .DATA statement contains the two sets of value data referenced in the sources, \( pv1 \) and \( pv2 \). The .TRAN statement references the data name.
Single-Frequency FM Source Function

The general syntax for including a single-frequency frequency-modulated source in an independent voltage or current source is:

**General Form:**

\[
\text{Vxxx n+ n- SFFM (vo va fc mdi fs)}
\]

or

\[
\text{Ixxx n+ n- SFFM (vo va fc mdi fs)}
\]

The arguments are as follows:

- **Vxxx, Ixxx**: Independent voltage source that will exhibit the frequency-modulated response.
- **SFFM**: Keyword for a single-frequency frequency-modulated time-varying source.
- **vo**: Output voltage or current offset, in volts or amps.
- **va**: Output voltage or current amplitude, in volts or amps.
- **fc**: Carrier frequency in Hz. Default=1/TSTOP.
- **mdi**: Modulation index that determines the magnitude of deviation from the carrier frequency. Values normally lie between 1 and 10. Default=0.0.
- **fs**: Signal frequency in Hz. Default=1/TSTOP.

The waveform shape is given by the following expression:

\[
\text{sourcevalue} = \text{vo} + \text{va} \cdot \sin(2 \cdot \pi \cdot \text{fc} \cdot \text{Time} + \text{mdi} \cdot \sin(2 \cdot \pi \cdot \text{fc} \cdot \text{Time}))
\]

**Note:** TSTOP is discussed in the .TRAN statement description.
Example

*FILE: SFFM.SP THE SINGLE FREQUENCY FM SOURCE
.OPTIONS POST
V 1 0 SFFM (0, 1M, 20K, 10, 5K)
R 1 0 1
.TRAN .0005M .5MS
.END

This example shows an entire Star-Hspice netlist that contains a single-frequency frequency-modulated voltage source. The source has an offset voltage of 0 volts, and a maximum voltage of 1 millivolt. The carrier frequency is 20 kHz, and the signal is 5 kHz, with a modulation index of 10 (the maximum wavelength is roughly 10 times longer than the minimum).

Figure 5-5: Single Frequency FM Source
**Amplitude Modulation Source Function**

The general syntax for including a single-frequency frequency-modulated source in an independent voltage or current source is:

**General form:**

\[
V_{xxx} n+ n- \ AM < (> \ sa \ oc \ fm \ fc <td> <)>
\]

or

\[
I_{xxx} n+ n- \ AM < (> \ sa \ oc \ fm \ fc <td> <)>
\]

The arguments are as follows:

where

\[
V_{xxx}, I_{xxx} \quad \text{Independent voltage source that will exhibit the amplitude-modulated response.}
\]

\[
AM \quad \text{Keyword for an amplitude-modulated time-varying source}
\]

\[
sa \quad \text{Signal amplitude in volts or amps. Default}=0.0.
\]

\[
f_c \quad \text{Carrier frequency in hertz. Default}=0.0.
\]

\[
f_m \quad \text{Modulation frequency in hertz. Default}=1/TSTOP.
\]

\[
oc \quad \text{Offset constant, a unitless constant that determines the absolute magnitude of the modulation. Default}=0.0.
\]

\[
td \quad \text{Delay time before start of signal in seconds. Default}=0.0.
\]

The waveform shape is given by the following expression:

\[
sourcevalue = sa \cdot \{oc + \sin[2 \cdot \pi \cdot fm \cdot (Time - td)]\} \cdot \sin[2 \cdot \pi \cdot fc \cdot (Time - td)]
\]
Example

```
.OPTION POST
.TRAN .01M 20M
V1 1 0 AM(10 1 100 1K 1M)
R1 1 0 1
V2 2 0 AM(2.5 4 100 1K 1M)
R2 2 0 1
V3 3 0 AM(10 1 1K 100 1M)
R3 3 0 1
.END
```

This example shows an entire Star-Hspice netlist that contains three amplitude-modulated voltage sources. The first has an amplitude of 10, an offset constant of 1, a carrier frequency of 1 kHz, a modulation frequency of 100 Hz, and a delay of 1 millisecond. The second source has the same frequencies and delay, but with an amplitude of 2.5 and an offset constant of 4. The third source is the same as the first but with the carrier and modulation frequencies exchanged.

**Figure 5-6: Amplitude Modulation Plot**
Using Voltage and Current Controlled Elements

Star-Hspice has four voltage and current controlled elements, known as E, G, H, and F Elements. You can use these controlled elements in Star-Hspice to model both MOS and bipolar transistors, tunnel diodes, SCRs, as well as analog functions such as operational amplifiers, summers, comparators, voltage controlled oscillators, modulators, and switched capacitor circuits. The controlled elements are either linear or nonlinear functions of controlling node voltages or branch currents, depending on whether you use the polynomial or piecewise linear functions. Each controlled element has different functions:

- The E Element is a voltage and/or current controlled voltage source, an ideal op-amp, an ideal transformer, an ideal delay element, or a piecewise linear voltage controlled multi-input AND, NAND, OR, and NOR gate.
- The G Element is a voltage and/or current controlled current source, a voltage controlled resistor, a piecewise linear voltage controlled capacitor, an ideal delay element, or a piecewise linear multi-input AND, NAND, OR, and NOR gate.
- The H Element is a current controlled voltage source, an ideal delay element, or a piecewise linear current controlled multi-input AND, NAND, OR, and NOR gate.
- The F Element is a current controlled current source, an ideal delay element, or a piecewise linear current controlled multi-input AND, NAND, OR, and NOR gate.

The following sections discuss the polynomial and piecewise linear functions and describe element statements for linear or nonlinear functions.

Polynomial Functions

The controlled element statement allows the definition of the controlled output variable (current, resistance, or voltage) as a polynomial function of one or more voltages or branch currents. You can select three polynomial equations through the POLY(NDIM) parameter.
The POLY(1) polynomial equation specifies a polynomial equation as a function of one controlling variable, POLY(2) as a function of two controlling variables, and POLY(3) as a function of three controlling variables.

Along with each polynomial equation are polynomial coefficient parameters (P0, P1 … Pn) that can be set to explicitly define the equation.

**One-Dimensional Function**

If the function is one-dimensional (a function of one branch current or node voltage), the function value FV is determined by the following expression:

\[
FV = P0 + (P1 \cdot FA) + (P2 \cdot FA^2) + (P3 \cdot FA^3) + (P4 \cdot FA^4) + (P5 \cdot FA^5) + \ldots
\]

- **FV**
  - Controlled voltage or current from the controlled source
- **P0** . . . **Pn**
  - Coefficients of polynomial equation
- **FA**
  - Controlling branch current or nodal voltage

**Note:** If the polynomial is one-dimensional and exactly one coefficient is specified, Star-Hspice assumes it to be P1 (P0 = 0.0) to facilitate the input of linear controlled sources.
Example

The following controlled source statement is an example of a one-dimensional function:

E1 5 0 POLY(1) 3 2 1 2.5

The above voltage-controlled voltage source is connected to nodes 5 and 0. The single-dimension polynomial function parameter, POLY(1), informs Star-Hspice that E1 is a function of the difference of one nodal voltage pair, in this case, the voltage difference between nodes 3 and 2, hence FA=V(3,2). The dependent source statement then specifies that P0=1 and P1=2.5. From the one-dimensional polynomial equation above, the defining equation for V(5,0) is

\[ V(5, 0) = 1 + 2.5 \cdot V(3, 2) \]

**Two-Dimensional Function**

Where the function is two-dimensional (a function of two node voltages or two branch currents), FV is determined by the following expression:

\[
FV = P0 + (P1 \cdot FA) + (P2 \cdot FB) + (P3 \cdot FA^2) + (P4 \cdot FA \cdot FB) + (P5 \cdot FB^2) \\
+ (P6 \cdot FA^3) + (P7 \cdot FA^2 \cdot FB) + (P8 \cdot FA \cdot FB^2) + (P9 \cdot FB^3) + \ldots
\]

For a two-dimensional polynomial, the controlled source is a function of two nodal voltages or currents. To specify a two-dimensional polynomial, set POLY(2) in the controlled source statement.

**Example**

For example, generate a voltage controlled source that gives the controlled voltage, V(1,0), as:

\[ V(1, 0) = 3 \cdot V(3, 2) + 4 \cdot V(7, 6)^2 \]

To implement this function, use the following controlled source element statement:

E1 1 0 POLY(2) 3 2 7 6 0 3 0 0 4
This specifies a controlled voltage source connected between nodes 1 and 0 that is controlled by two differential voltages: the voltage difference between nodes 3 and 2 and the voltage difference between nodes 7 and 6, that is, $FA = V(3,2)$ and $FB = V(7,6)$. The polynomial coefficients are $P0=0$, $P1=3$, $P2=0$, $P3=0$, $P4=0$, and $P5=4$.

**Three-Dimensional Function**

For a three-dimensional polynomial function with arguments $FA$, $FB$, and $FC$, the function value $FV$ is determined by the following expression:

$$FV = P0 + (P1 \cdot FA) + (P2 \cdot FB) + (P3 \cdot FC) + (P4 \cdot FA^2)$$
$$+ (P5 \cdot FA \cdot FB) + (P6 \cdot FA \cdot FC) + (P7 \cdot FB^2) + (P8 \cdot FB \cdot FC)$$
$$+ (P9 \cdot FC^2) + (P10 \cdot FA^3) + (P11 \cdot FA^2 \cdot FB) + (P12 \cdot FA^2 \cdot FC)$$
$$+ (P13 \cdot FA \cdot FB^2) + (P14 \cdot FA \cdot FB \cdot FC) + (P15 \cdot FA \cdot FC^2)$$
$$+ (P16 \cdot FB^3) + (P17 \cdot FB^2 \cdot FC) + (P18 \cdot FB \cdot FC^2)$$
$$+ (P19 \cdot FC^3) + (P20 \cdot FA^4) + \ldots$$

**Example**

For example, generate a voltage controlled source that gives the voltage as:

$$V(1, 0) = 3 \cdot V(3,2) + 4 \cdot V(7,6)^2 + 5 \cdot V(9,8)^3$$

from the above defining equation and the three-dimensional polynomial equation:

$$FA = V(3,2)$$
$$FB = V(7,6)$$
$$FC = V(9,8)$$
$$P1 = 3$$
$$P7 = 4$$
$$P19 = 5$$
Substituting these values into the voltage controlled voltage source statement yields the following:

\[ V(1, 0) \text{ POLY}(3) 32769803000040000000005 \]

The above specifies a controlled voltage source connected between nodes 1 and 0 that is controlled by three differential voltages: the voltage difference between nodes 3 and 2, the voltage difference between nodes 7 and 6, and the voltage difference between nodes 9 and 8, that is, \( FA=V(3,2), \ FB=V(7,6), \) and \( FC=V(9,8). \) The statement gives the polynomial coefficients as \( P1=3, \ P7=4, \) \( P19=5, \) and the rest are zero.

**Piecewise Linear Function**

The one-dimensional piecewise linear function allows you to model some special element characteristics, such as those of tunnel diodes, silicon-controlled rectifiers, and diode breakdown regions. The piecewise linear function can be described by specifying measured data points. Although the device characteristic is described by some data points, Star-Hspice automatically smooths the corners to ensure derivative continuity and, as a result, better convergence.

A parameter \( \text{DELTA} \) is provided to control the curvature of the characteristic at the corners. The smaller the \( \text{DELTA} \), the sharper the corners are. The maximum \( \text{DELTA} \) is limited to half of the smallest breakpoint distance. If the breakpoints are quite separated, specify the \( \text{DELTA} \) to a proper value. You can specify up to 100 point pairs. At least two point pairs (four coefficients) must be specified.

In order to model bidirectional switch or transfer gates, the functions \( \text{NPWL} \) and \( \text{PPWL} \) are provided for \( G \) Elements. The \( \text{NPWL} \) and \( \text{PPWL} \) function like \( \text{NMOS} \) and \( \text{PMOS} \) transistors.

The piecewise linear function also models multi-input \( \text{AND}, \ \text{NAND}, \ \text{OR}, \ \text{and} \ \text{NOR} \) gates. In this case, only one input determines the state of the output. In \( \text{AND} / \ \text{NAND} \) gates, the input with the smallest value is used in the piecewise linear function to determine the corresponding output of the gates. In the \( \text{OR} / \ \text{NOR} \) gates, the input with the largest value is used to determine the corresponding output of the gates.
Voltage Dependent Voltage Sources — E Elements

E Element syntax statements are described in the following paragraphs. The parameters are defined in the following section.

Voltage Controlled Voltage Source (VCVS)

Syntax

**Linear**

```
Exxx n+ n- <VCVS> in+ in- gain <MAX=val> <MIN=val> <SCALE=val> 
+ <TC1=val> <TC2=val> <ABS=1> <IC=val>
```

**Polynomial**

```
Exxx n+ n- <VCVS> POLY(NDIM) in1+ in1- ... inndim+ inndim- <TC1=val> 
+ <TC2=val> <SCALE=val> <MAX=val> <MIN=val> <ABS=1> P0 <P1...> 
+ <IC=vals>
```

**Piecewise Linear**

```
Exxx n+ n- <VCVS> PWL(1) in+ in- <DELTA=val> <SCALE=val> <TC1=val> 
+ <TC2=val> x1,y1 x2,y2 ... x100,y100 <IC=val>
```

**Multi-Input Gates**

```
Exxx n+ n- <VCVS> gate type(k) in1+ in1- ... ink+ ink- <DELTA=val> <TC1=val> 
+ <TC2=val> x1,y1 ... x100,y100 <IC=val>
```

**Delay Element**

```
Exxx n+ n- <VCVS> DELAY in+ in- TD=val <SCALE=val> <TC1=val> <TC2=val> 
+ NPDELAY=val
```

Behavioral Voltage Source

The syntax is:

```
Exxx n+ n- VOL='equation' <MAX=val> <MIN=val>
```

Ideal Op-Amp

The syntax is:

```
Exxx n+ n- OPAMP in+ in-
```
Ideal Transformer

The syntax is:

\[ Exxx \ n^+ \ n^- \ TRANSFORMER \ in^+ \ in^- \ k \]

Parameter Definitions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABS</td>
<td>Output is absolute value if ( \text{ABS}=1 ).</td>
</tr>
<tr>
<td>DELAY</td>
<td>Keyword for the delay element. The delay element is the same as voltage controlled voltage source, except it is associated by a propagation delay ( \text{TD} ). This element facilitates the adjustment of propagation delay in the macro-modelling process. <strong>Note:</strong> DELAY is a reserved word and should not be used as a node name.</td>
</tr>
<tr>
<td>DELTA</td>
<td>Used to control the curvature of the piecewise linear corners. The parameter defaults to one-fourth of the smallest breakpoint distances. The maximum is limited to one-half of the smallest breakpoint distances.</td>
</tr>
<tr>
<td>Exxx</td>
<td>Voltage controlled element name. The parameter must begin with an “E” followed by up to 1023 alphanumeric characters.</td>
</tr>
<tr>
<td>gain</td>
<td>Voltage gain</td>
</tr>
<tr>
<td>gatetype(k)</td>
<td>Can be one of AND, NAND, OR, or NOR. (k) represents the number of inputs of the gate. The x’s and y’s represent the piecewise linear variation of output as a function of input. In the multi-input gates only one input determines the state of the output.</td>
</tr>
<tr>
<td>IC</td>
<td>Initial condition: the initial estimate of the value(s) of the controlling voltage(s). If IC is not specified, the default=0.0.</td>
</tr>
<tr>
<td>in +/-</td>
<td>Positive or negative controlling nodes. Specify one pair for each dimension.</td>
</tr>
<tr>
<td>Symbol</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
</tr>
<tr>
<td>$k$</td>
<td>Ideal transformer turn ratio: $V(in+,in-) = k \cdot V(n+,n-)$ or, number of gates input</td>
</tr>
<tr>
<td>$MAX$</td>
<td>Maximum output voltage value. The default is undefined and sets no maximum value.</td>
</tr>
<tr>
<td>$MIN$</td>
<td>Minimum output voltage value. The default is undefined and sets no minimum value.</td>
</tr>
<tr>
<td>$n+/-$</td>
<td>Positive or negative node of controlled element</td>
</tr>
<tr>
<td>$NDIM$</td>
<td>Polynomial dimensions. If POLY(NDIM) is not specified, a one-dimensional polynomial is assumed. NDIM must be a positive number.</td>
</tr>
<tr>
<td>$NPDELAY$</td>
<td>Sets the number of data points to be used in delay simulations. The default value is the larger of 10 or the smaller of $TD/tstep$ and $tstop/tstep$. That is, $NPDELAY_{default} = max\left[\frac{\min(TD, tstop)}{tstep}, 10\right]$ The values of $tstep$ and $tstop$ are specified in the .TRAN statement.</td>
</tr>
<tr>
<td>$OPAMP$</td>
<td>The keyword for ideal op-amp element. OPAMP is a reserved word and should not be used as a node name.</td>
</tr>
<tr>
<td>$P0$, $P1$ ...</td>
<td>The polynomial coefficients. When one coefficient is specified, Star-Hspice assumes it to be $P1$ ($P0=0.0$), and the element is linear. When more than one polynomial coefficient is specified, the element is nonlinear, and $P0$, $P1$, $P2$ ... represent them (see “Polynomial Functions” on page 5-24).</td>
</tr>
<tr>
<td>$POLY$</td>
<td>Polynomial keyword function</td>
</tr>
<tr>
<td>$PWL$</td>
<td>Piecewise linear keyword function</td>
</tr>
<tr>
<td>$SCALE$</td>
<td>Element value multiplier</td>
</tr>
</tbody>
</table>
Example

Ideal OpAmp

A voltage amplifier with supply limits can be built with the voltage controlled voltage source. The output voltage across nodes 2,3 = v(14,1) * 2. The voltage gain parameter, 2, is also given. The MAX and MIN parameters specify a maximum E1 voltage of 5 V and a minimum E1 voltage output of -5 V. If, for instance, V(14,1) = -4V, E1 would be set to -5 V and not -8 V, as the equation would produce.

\[ \text{Eopamp 2 3 14 1 MAX} = +5 \text{ MIN} = -5 \text{ 2.0} \]

A user-defined parameter can be used in the following format to specify a value for polynomial coefficient parameters:

\[ \text{.PARAM CU} = 2.0 \]
\[ \text{E1 2 3 14 1 MAX} = +5 \text{ MIN} = -5 \text{ CU} \]

Voltage Summer

An ideal voltage summer specifies the source voltage as a function of three controlling voltage(s): V(13,0), V(15,0) and V(17,0). It describes a voltage source with the value:

\[ V(13,0) + V(15,0) + V(17,0) \]
This example represents an ideal voltage summer. The three controlling voltages are initialized for a DC operating point analysis to 1.5, 2.0, and 17.25 V, respectively.

```
EX 17 0 POLY(3) 13 0 15 0 17 0 0 1 1 1 IC=1.5,2.0,17.25
```

**Polynomial Function**

The voltage controlled source also can output a nonlinear function using the one-dimensional polynomial. Since the POLY parameter is not specified, a one-dimensional polynomial is assumed—that is, a function of one controlling voltage. The equation corresponds to the element syntax. Behavioral equations replace this older method.

```
V (3,4) = 10.5 + 2.1 *V(21,17) + 1.75 *V(21,17)^2
E2 3 4 POLY 21 17 10.5 2.1 1.75
```

**Zero Delay Inverter Gate**

You can build a simple inverter with no delay with a piecewise linear transfer function.

```
Einv out 0 PWL(1) in 0 .7v,5v 1v,0v
```

**Ideal Transformer**

With the turn ratio 10 to 1, the voltage relationship is V(out)=V(in)/10.

```
Etrans out 0 TRANSFORMER in 0 10
```

**Voltage Controlled Oscillator (VCO)**

Use the keyword VOL to define a single-ended input that controls the output of a VCO.

In the following example, the frequency of the sinusoidal output voltage at node “out” is controlled by the voltage at node “control”. Parameter “v0” is the DC offset voltage and “gain” is the amplitude. The output is a sinusoidal voltage with a frequency of “freq · control”.

```
Evco out 0 VOL=’v0+gain*SIN(6.28 freq*v(control)*TIME)’
```

**Note:** This equation is valid only for a steady-state VCO (fixed voltage). This equation does not apply if you sweep the control voltage.
Voltage Dependent Current Sources — G Elements

G Element syntax statements are described in the following pages. The parameters are defined in the following section.

Voltage Controlled Current Source (VCCS)

Syntax

**Linear**

Gxxx n+ n- <VCCS> in+ in- transconductance <MAX=val> <MIN=val> <SCALE=val>
+ <M=val> <TC1=val> <TC2=val> <ABS=1> <IC=val>

**Polynomial**

Gxxx n+ n- <VCCS> POLY(NDIM) in1+ in1- ... inndim+ inndim- MAX=val>
+ <MIN=val> <SCALE=val> <M=val> <TC1=val> <TC2=val> <ABS=1>
+ P0<P1…> <IC=val>

**Piecewise Linear**

Gxxx n+ n- <VCCS> PWL(1) in+ in- <DELTA=val> <SCALE=val> <M=val>
+ <TC1=val> <TC2=val> x1,y1 x2,y2 ... x100,y100 <IC=val>
+ <SMOOTH=val>

Gxxx n+ n- <VCCS> NPWL(1) in+ in- <DELTA=val> <SCALE=val> <M=val>
+ <TC1=val> <TC2=val> x1,y1 x2,y2 ... x100,y100 <IC=val> <SMOOTH=val>

Gxxx n+ n- <VCCS> PPWL(1) in+ in- <DELTA=val> <SCALE=val> <M=val>
+ <TC1=val> <TC2=val> x1,y1 x2,y2 ... x100,y100 <IC=val> <SMOOTH=VAL>

**Multi-Input Gates**

Gxxx n+ n- <VCCS> gatetype(k) in1+ in1- ... ink+ ink- <DELTA=val> <TC1=val>
+ <TC2=val> <SCALE=val> <M=val> x1,y1 ... x100,y100 <IC=val>

**Delay Element**

Gxxx n+ n- <VCCS> DELAY in+ in- TD=val <SCALE=val> <TC1=val> <TC2=val>
+ NPDELAY=val

Behavioral Current Source

Syntax

Gxxx n+ n- CUR='equation' <MAX=val> <MIN=val> <M=val>
+ <SCALE=val>
Voltage Controlled Resistor (VCR)

Syntax

**Linear**

\[
G_{xxx} n+ n- VCR \text{ in+ in- transfactor } <\text{MAX}=\text{val}> <\text{MIN}=\text{val}> <\text{SCALE}=\text{val}> <\text{M}=\text{val}>
+ <\text{TC1}=\text{val}> <\text{TC2}=\text{val}> <\text{IC}=\text{val}>
\]

**Polynomial**

\[
G_{xxx} n+ n- VCR POLY(NDIM) \text{ in1+ in1- ... inndim+ inndim- } <\text{MAX}=\text{val}>
+ <\text{MIN}=\text{val}> <\text{SCALE}=\text{val}> <\text{M}=\text{val}> <\text{TC1}=\text{val}> <\text{TC2}=\text{val}>
+ <\text{P0}> <\text{P1}> ... <\text{P}\text{n}>
+ <\text{IC}=\text{vals}>
\]

**Piecewise Linear**

\[
G_{xxx} \text{ n+ n- VCR PWL(1) in+ in- } <\text{DELTA}=\text{val}>
+ <\text{SCALE}=\text{val}> <\text{M}=\text{val}> <\text{TC1}=\text{val}>
+ <\text{TC2}=\text{val}>
+ \text{ x1,y1 x2,y2 ... x100,y100 } <\text{IC}=\text{val}>
+ <\text{SMOOTH}=\text{val}>
\]

**Multi-Input Gates**

\[
G_{xxx} \text{ n+ n- VCR gatetype(k) in1+ in1- ... ink+ ink- } <\text{DELTA}=\text{val}>
+ <\text{SCALE}=\text{val}> <\text{M}=\text{val}> <\text{TC1}=\text{val}>
+ <\text{TC2}=\text{val}>
+ <\text{IC}=\text{vals}>
\]

Voltage Controlled Capacitor (VCCAP)

Syntax (Piecewise Linear)

\[
G_{xxx} \text{ n+ n- VCCAP PWL(1) in+ in- } <\text{DELTA}=\text{val}>
+ <\text{SCALE}=\text{val}> <\text{M}=\text{val}>
+ <\text{TC1}=\text{val}>
+ <\text{TC2}=\text{val}>
+ \text{ x1,y1 x2,y2 ... x100,y100 } <\text{IC}=\text{val}>
+ <\text{SMOOTH}=\text{val}>
\]

The two functions NPWL and PPWL allow the interchange of the “n+” and “n-” nodes while keeping the same transfer function. This action is summarized as follows:

**NPWL Function**

For node “in-” connected to “n-”:

If \(v(n+,n-) > 0\), then the controlling voltage would be \(v(in+,in-)\). Otherwise, the controlling voltage is \(v(in+,n+)\).
For node “in-” connected to “n+”:

If \( v(n+,n-) < 0 \), then the controlling voltage would be \( v(in+,in-) \). Otherwise, the controlling voltage is \( v(in+,n+) \).

**PPWL Function**

For node “in-” connected to “n-”:

If \( v(n+,n-) < 0 \), then the controlling voltage would be \( v(in+,in1-) \). Otherwise, the controlling voltage is \( v(in+,n+) \).

For node “in-” connected to “n+”:

If \( v(n+,n-) > 0 \), then the controlling voltage would be \( v(in+,in-) \). Otherwise, the controlling voltage is \( v(in+,n+) \).

**Parameter Definitions**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ABS</strong></td>
<td>Output is absolute value if ABS=1.</td>
</tr>
<tr>
<td><strong>CUR, VALUE</strong></td>
<td>Current output that flows from n+ to n-. The equation that you define can be a function of node voltages, branch currents, TIME, temperature (TEMPER), and frequency (HERTZ).</td>
</tr>
<tr>
<td><strong>DELAY</strong></td>
<td>Keyword for the delay element. The delay element is the same as voltage controlled current source except it is associated by a propagation delay TD. This element facilitates the adjustment of propagation delay in the macromodel process. <strong>Note:</strong> Because DELAY is a Star-Hspice keyword, it should not be used as a node name.</td>
</tr>
<tr>
<td><strong>DELTA</strong></td>
<td>Used to control the curvature of the piecewise linear corners. The parameter defaults to 1/4 of the smallest breakpoint distances. The maximum is limited to 1/2 of the smallest breakpoint distances.</td>
</tr>
<tr>
<td><strong>Gxxx</strong></td>
<td>Voltage controlled element name. This parameter must begin with a “G” followed by up to 1023 alphanumeric characters.</td>
</tr>
<tr>
<td><strong>gatetype(k)</strong></td>
<td>Can be one of AND, NAND, OR, or NOR. The parameter (k) represents the number of inputs of the gate. The x’s and y’s represent the piecewise linear variation of output as a function of input. In the multi-input gates, only one input determines the state of the output.</td>
</tr>
<tr>
<td>----------------</td>
<td>------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td><strong>IC</strong></td>
<td>Initial condition. The initial estimate of the value(s) of the controlling voltage(s). If IC is not specified, the default = 0.0.</td>
</tr>
<tr>
<td><strong>in +/-</strong></td>
<td>Positive or negative controlling nodes. Specify one pair for each dimension.</td>
</tr>
<tr>
<td><strong>M</strong></td>
<td>Number of element in parallel</td>
</tr>
<tr>
<td><strong>MAX</strong></td>
<td>Maximum current or resistance value. The default is undefined and sets no maximum value.</td>
</tr>
<tr>
<td><strong>MIN</strong></td>
<td>Minimum current or resistance value. The default is undefined and sets no minimum value.</td>
</tr>
<tr>
<td><strong>n+/-</strong></td>
<td>Positive or negative node of controlled element</td>
</tr>
<tr>
<td><strong>NDIM</strong></td>
<td>Polynomial dimensions. If POLY(NDIM) is not specified, a one-dimensional polynomial is assumed. NDIM must be a positive number.</td>
</tr>
</tbody>
</table>
| **NPDELAY** | Sets the number of data points to be used in delay simulations. The default value is the larger of 10 or the smaller of TD/tstep and tstop/tstep. That is,  
\[
NPDELAY_{\text{default}} = \max\left[\min\left\{\frac{TD}{tstep}, \frac{tstop}{tstep}\right\}, 10\right]
\]  
The values of tstep and tstop are specified in the .TRAN statement. |
| **NPWL** | Models the symmetrical bidirectional switch or transfer gate, NMOS |
| **P0, P1 ...** | The polynomial coefficients. When one coefficient is specified, Star-Hspice assumes it to be P1 (P0=0.0), and the element is linear. When more than one polynomial coefficient is specified, the element is nonlinear, and P0, P1, P2 ... represent them (see “Polynomial Functions” on page 5-24). |
| **POLY** | Polynomial keyword function |
| **PWL** | Piecewise linear keyword function |
| **PPWL** | Models the symmetrical bidirectional switch or transfer gate, PMOS |
| **SCALE** | Element value multiplier |
| **SMOOTH** | For piecewise linear dependent source elements, SMOOTH selects the curve smoothing method. A curve smoothing method simulates exact data points you provide. This method can be used to make Star-Hspice simulate specific data points that correspond to measured data or data sheets, for example. Choices for SMOOTH are 1 or 2: 1 Selects the smoothing method used in Hspice releases prior to release H93A. Use this method to maintain compatibility with simulations done using releases older than H93A. 2 Selects the smoothing method that uses data points you provide. This is the default for Hspice releases starting with H93A. |
| **TC1, TC2** | First and second order temperature coefficients. The SCALE is updated by temperature: \[ SCALE_{eff} = SCALE \cdot (1 + TC1 \cdot \Delta t + TC2 \cdot \Delta t^2) \] |
| **TD** | Time delay keyword |
A voltage-controlled resistor represents a basic switch characteristic. The resistance between nodes 2 and 0 varies linearly from 10 meg to 1 m ohms when voltage across nodes 1 and 0 varies between 0 and 1 volt. Beyond the voltage limits, the resistance remains at 10 meg and 1 m ohms, respectively.

\[
\text{Gswitch 2 0 VCR PWL(1) 1 0 0v,10meg 1v,1m}
\]

**Switch-Level MOSFET**

Model a switch level n-channel MOSFET by the N-piecewise linear resistance switch. The resistance value does not change when the node d and s positions are switched.

\[
\text{Gnmos d s VCR NPWL(1) g s LEVEL=1 0.4v,150g + 1v,10meg 2v,50k 3v,4k 5v,2k}
\]
Voltage Controlled Capacitor

The capacitance value across nodes (out,0) varies linearly from 1 p to 5 p when voltage across nodes (ctrl,0) varies between 2 v and 2.5 v. Beyond the voltage limits, the capacitance value remains constant at 1 picofarad and 5 picofarads respectively.

\[ G_{\text{cap}} \text{ out 0 VCCAP PWL(1) ctrl 0 2v,1p 2.5v,5p} \]

Zero Delay Gate

Implement a two-input AND gate using an expression and a piecewise linear table. The inputs are voltages at nodes a and b, and the output is the current flow from node out to 0. The current is multiplied by the SCALE value, which in this example is specified as the inverse of the load resistance connected across the nodes (out,0).

\[ G_{\text{and}} \text{ out 0 AND(2) a 0 b 0 SCALE='1/rload' 0v,0a 1v,.5a} \]
\[ + 4v,4.5a 5v,5a \]

Delay Element

A delay is a low-pass filter type delay similar to that of an opamp. A transmission line, on the other hand, has an infinite frequency response. A glitch input to a G delay is attenuated similarly to a buffer circuit. In this example, the output of the delay element is the current flow from node out to node 1 with a value equal to the voltage across nodes (in, 0) multiplied by SCALE value and delayed by TD value.

\[ G_{\text{del}} \text{ out 0 DELAY in 0 TD=5ns SCALE=2 NPDELAY=25} \]

Diode Equation

Model forward bias diode characteristic from node 5 to ground with a runtime expression. The saturation current is 1e-14 amp, and the thermal voltage is 0.025 v.

\[ G_{\text{dio}} \text{ 5 0 CUR='1e-14*(EXP(V(5)/0.025)-1.0)'} \]
**Diode Breakdown**

Model a diode breakdown region to forward region using the following example. When voltage across the diode goes beyond the piecewise linear limit values (-2.2v, 2v), the diode current remains at the corresponding limit values (-1a, 1.2a).

\[
\text{Gdiode 1 0 PWL(1) 1 0 -2.2v,-1a -2v,-1pA .3v,.15pA} \\
+ .6v,10ua 1v,1a 2v,1.2a
\]

**Triode**

Both the following voltage controlled current sources implement a basic triode. The first uses the poly(2) operator to multiply the anode and grid voltages together and scale by .02. The next example uses the explicit behavioral algebraic description.

\[
\text{gt i_anode cathode poly(2) anode,cathode grid,cathode 0 0} \\
+ 0 .02 \text{ gt i_anode cathode} \\
+ \text{cur='20m*v(anode,cathode)*v(grid,cathode)'}
\]
Dependent Voltage Sources — H Elements

H Element syntax statements are described in the following paragraphs. The parameters are defined in the following section.

Current Controlled Voltage Source — (CCVS)

Syntax

Linear
Hxxx n+ n- <CCVS> vn1 transresistance <MAX=val> <MIN=val> <SCALE=val> + <TC1=val><TC2=val> <ABS=1> <IC=val>

Polynomial
Hxxx n+ n- <CCVS> POLY(NDIM) vn1 <... vnndim> <MAX=val>MIN=val> + <TC1=val><TC2=val> <SCALE=val> <ABS=1> P0 <P1…> <IC=vals>

Piecewise Linear
Hxxx n+ n- <CCVS> PWL(1) vn1 <DELTA=val> <SCALE=val> <TC1=val> <TC2=val> + x1,y1 ... x100,y100 <IC=vals>

Multi-Input Gates
Hxxx n+ n- gatetype(k) vn1, ... vnk <DELTA=val> <SCALE=val> <TC1=val> <TC2=val> + x1,y1 ... x100,y100 <IC=vals>

Delay Element
Hxxx n+ n- <CCVS> DELAY vn1 TD=val <SCALE=val> <TC1=val> <TC2=val> + <NPDELAY=val>

Parameter Definitions

<table>
<thead>
<tr>
<th>ABS</th>
<th>Output is absolute value if ABS=1.</th>
</tr>
</thead>
<tbody>
<tr>
<td>CCVS</td>
<td>Keyword for current controlled voltage source. CCVS is a reserved word and should not be used as a node name.</td>
</tr>
<tr>
<td><strong>DELAY</strong></td>
<td>Keyword for the delay element. The delay element is the same as a current controlled voltage source except it is associated by a propagation delay TD. This element facilitates the adjustment of propagation delay in the macromodel process. DELAY is a reserved word and should not be used as a node name.</td>
</tr>
<tr>
<td>-------------------</td>
<td>--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td><strong>DELTA</strong></td>
<td>Used to control the curvature of the piecewise linear corners. The parameter defaults to 1/4 of the smallest breakpoint distances. The maximum is limited to 1/2 of the smallest breakpoint distances.</td>
</tr>
<tr>
<td><strong>gatetype(k)</strong></td>
<td>Can be one of AND, NAND, OR, NOR. (k) represents the number of inputs of the gate. The x's and y's represent the piecewise linear variation of output as a function of input. In the multi-input gates only one input determines the state of the output.</td>
</tr>
<tr>
<td><strong>Hxxx</strong></td>
<td>Current controlled voltage source element name. The parameter must begin with an “H” followed by up to 1023 alphanumeric characters.</td>
</tr>
<tr>
<td><strong>IC</strong></td>
<td>Initial condition. This is the initial estimate of the value(s) of the controlling current(s) in amps. If IC is not specified, the default=0.0.</td>
</tr>
<tr>
<td><strong>MAX</strong></td>
<td>Maximum voltage value. The default is undefined and sets no maximum value.</td>
</tr>
<tr>
<td><strong>MIN</strong></td>
<td>Minimum voltage value. The default is undefined and sets no minimum value.</td>
</tr>
<tr>
<td><strong>n+/-</strong></td>
<td>Positive or negative controlled source connecting nodes</td>
</tr>
<tr>
<td><strong>NDIM</strong></td>
<td>Polynomial dimensions. If POLY(NDIM) is not specified, a one-dimensional polynomial is assumed. NDIM must be a positive number.</td>
</tr>
</tbody>
</table>
| **NPDELAY**         | Sets the number of data points to be used in delay simulations. The default value is the larger of 10 or the smaller of TD/tstep and tstop/tstep. That is,  
|                   | \[ NPDELAY_{\text{default}} = \max\left(\frac{\min(TD, \text{tstop})}{tstep}, 10\right) \]  
|                   | The values of tstep and tstop are specified in the .TRAN statement.  

| **P0, P1 . . .**   | When one polynomial coefficient is specified, the source is linear, and the polynomial is assumed to be P1 (P0=0.0). When more than one polynomial coefficient is specified, the source is nonlinear, with the polynomials assumed as P0, P1, P2 . . .  

| **POLY**           | Polynomial keyword function  

| **PWL**            | Piecewise linear keyword function  

| **SCALE**          | Element value multiplier  

| **TC1,TC2**        | First and second order temperature coefficients. The SCALE is updated by temperature:  
|                   | \[ \text{SCALE}_{\text{eff}} = \text{SCALE} \cdot (1 + TC1 \cdot \Delta t + TC2 \cdot \Delta t^2) \]  

| **TD**             | Time delay keyword  

| **transresistance**| Current to voltage conversion factor  

| **vn1 . . .**      | Names of voltage sources through which the controlling current flows. One name must be specified for each dimension.  

| **x1,...**         | Controlling current through vn1 source. The x values must be in increasing order.  

| **y1,...**         | Corresponding output voltage values of x |
Example

HX 20 10 VCUR MAX=+10 MIN=-10 1000

The example above selects a linear current controlled voltage source. The controlling current flows through the dependent voltage source called VCUR. The defining equation of the CCVS is:

\[ HX = 1000 \cdot VCUR \]

The defining equation specifies that the voltage output of HX is 1000 times the value of current flowing through CUR. If the equation produces a value of HX greater than +10 V or less than -10 V, HX, because of the MAX= and MIN= parameters, would be set to either 10 V or -10 V, respectively. CUR is the name of the independent voltage source that the controlling current flows through. If the controlling current does not flow through an independent voltage source, a dummy independent voltage source must be inserted.

[param]

```
.PARAM CT=1000
.HX 20 10 VCUR MAX=+10 MIN=-10 CT
.HXY 13 20 POLY(2) VIN1 VIN2 0 0 0 0 1 IC=0.5, 1.3
```

The example above describes a dependent voltage source with the value:

\[ V = I(VIN1) \cdot I(VIN2) \]

This two-dimensional polynomial equation specifies FA1=VIN1, FA2=VIN2, P0=0, P1=0, P2=0, P3=0, and P4=1. The controlling current for flowing through VIN1 is initialized at .5 mA. For VIN2, the initial current is 1.3 mA.

The direction of positive controlling current flow is from the positive node, through the source, to the negative node of vnam (linear). The polynomial (nonlinear) specifies the source voltage as a function of the controlling current(s).
Current Dependent Current Sources — F Elements

F Element syntax statements are described in the following paragraphs. The parameter definitions follow.

Current Controlled Current Source (CCCS)

Syntax

**Linear**

\[ Fxxx \text{n+ n- <CCCS> vn1 gain <MAX=val> <MIN=val> <SCALE=val> <TC1=val> <TC2=val> <M=val> <ABS=1> <IC=val> \]

**Polynomial**

\[ Fxxx \text{n+ n- <CCCS> POLY(NDIM) vn1 <... vnndim> <MAX=val> <MIN=val> <TC1=val> <TC2=val> <SCALE=vals> <M=val> <ABS=1> P0 <P1...> <IC=vals> \]

**Piecewise Linear**

\[ Fxxx \text{n+ n- <CCCS> PWL(1) vn1 <DELTA=val> <SCALE=val> <TC1=val> <TC2=val> <M=val> x1,y1 ... x100,y100 <IC=val> \]

**Multi-Input Gates**

\[ Fxxx \text{n+ n- <CCCS> gatetype(k) vn1, ... vnk <DELTA=val> <SCALE=val> <TC1=val> <TC2=val> <M=val> <ABS=1> x1,y1 ... x100,y100 <IC=val> \]

**Delay Element**

\[ Fxxx \text{n+ n- <CCCS> DELAY vn1 TD=val <SCALE=val> <TC1=val> <TC2=val> NPDELAY=val \]

Parameter Definitions

<table>
<thead>
<tr>
<th>ABS</th>
<th>Output is absolute value if ABS=1.</th>
</tr>
</thead>
<tbody>
<tr>
<td>CCCS</td>
<td>Keyword for current controlled current source. Note that CCCS is a reserved word and should not be used as a node name.</td>
</tr>
</tbody>
</table>
**DELAY** | Keyword for the delay element. The delay element is the same as a current controlled current source except it is associated by a propagation delay TD. This element facilitates the adjustment of propagation delay in the macromodel process. **Note:** DELAY is a reserved word and should not be used as a node name.

---

**DELT A** | Used to control the curvature of the piecewise linear corners. The parameter defaults to 1/4 of the smallest breakpoint distances. The maximum is limited to 1/2 of the smallest breakpoint distances.

---

**Fxxx** | Current controlled current source element name. The parameter must begin with an “F”, followed by up to 1023 alphanumeric characters.

---

**gain** | Current gain

---

**gatetype(k)** | Can be one of AND, NAND, OR, or NOR. (k) represents the number of inputs of the gate. The x’s and y’s represent the piecewise linear variation of output as a function of input. In the multi-input gates, only one input determines the state of the output. The above keyword names should not be used as a node name.

---

**IC** | Initial condition: the initial estimate of the value(s) of the controlling current(s) in amps. If IC is not specified, the default=0.0.

---

**M** | Number of element in parallel

---

**MAX** | Maximum output current value. The default is undefined and sets no maximum value.

---

**MIN** | Minimum output current value. The default is undefined and sets no minimum value.

---

**n+/-** | Positive or negative controlled source connecting nodes

---

**NDIM** | Polynomial dimensions. If POLY(NDIM) is not specified, a one-dimensional polynomial is assumed. NDIM must be a positive number.
### Current Dependent Current Sources — F Elements

#### NPDELAY
Sets the number of data points to be used in delay simulations. The default value is the larger of 10 or the smaller of TD/tstep and tstop/tstep.

That is,

\[ NPDELAY_{\text{default}} = \max\left[ \min\left( \frac{TD}{tstep}, \frac{tstop}{tstop} \right), 10 \right] \]

The values of tstep and tstop are specified in the .TRAN statement.

#### P0, P1 ...
When one polynomial coefficient is specified, Star-Hspice assumes it to be P1 (P0=0.0) and the source is linear. When more than one polynomial coefficient is specified, the source is nonlinear, and P0, P1, P2 … represent them.

#### POLY
Polynomial keyword function

#### PWL
Piecewise linear keyword function

#### SCALE
Element value multiplier

#### TC1, TC2
First and second order temperature coefficients. The SCALE is updated by temperature:

\[ \text{SCALE}_{\text{eff}} = \text{SCALE} \cdot (1 + TC1 \cdot \Delta t + TC2 \cdot \Delta t^2) \]

#### TD
Time delay keyword

#### vn1 ...
Names of voltage sources through which the controlling current flows. One name must be specified for each dimension.

#### x1, ...
Controlling current through vn1 source. The x values must be in increasing order.

#### y1, ...
Corresponding output current values of x

---

**Example**

F1 13 5 VSENS MAX=+3 MIN=-3 5
The above example describes a current controlled current source connected between nodes 13 and 5. The current that controls the value of the controlled source flows through the voltage source named VSENS (to use a current controlled current source, a dummy independent voltage source is often placed into the path of the controlling current). The defining equation is:

\[ I(F1) = 5 \cdot I(\text{VSENS}) \]

The current gain is 5, the maximum current flow through F1 is 3 A, and the minimum current flow is -3 A. If \( I(\text{VSENS}) = 2 \text{ A} \), \( I(F1) \) would be set to 3 amps and not 10 amps as would be suggested by the equation. A user-defined parameter can be specified for the polynomial coefficient(s), as shown below.

```
.PARAM VU = 5
F1 13 5 VSENS MAX=+3 MIN=-3 VU
```

The next example describes a current controlled current source with the value:

\[ I(F2) = 1e-3 + 1.3e-3 \cdot I(\text{VCC}) \]

```
F2 12 10 POLY VCC 1MA 1.3M
```

Current flow is from the positive node through the source to the negative node. The direction of positive controlling current flow is from the positive node through the source to the negative node of vnam (linear), or to the negative node of each voltage source (nonlinear).

```
Fd 1 0 DELAY vin TD=7ns SCALE=5
```

The above example is a delayed current controlled current source.

```
Filim 0 out PWL(1) vsrc -1a,-1a 1a,1a
```

The final example is a piecewise linear current controlled current source.
Digital and Mixed Mode Stimuli

There are two methods of using digital stimuli in a Star-Hspice input netlist: U Element digital input files and vector input files. They are both described in this section.

U Element Digital Input Elements and Models

The U Element can reference digital input and digital output models for mixed mode simulation. Viewlogic’s Viewsim mixed mode simulator uses Star-Hspice with digital input from Viewsim. The state information comes from a digital file if Star-Hspice is being run in standalone mode. Digital outputs are handled in a similar fashion. In digital input file mode, the input file is `<design>.d2a` and the output file is named `<design>.a2d`.

A2D and D2A functions accept the terminal “\” backslash character as a line-continuation character to allow more than 255 characters in a line. This is needed because the first line of a digital file, which contains the signal name list, is often longer than the maximum line length accepted by some text editors.

A digital D2A file must not have a blank first line. If the first line of a digital file is blank, Star-Hspice issues an error message.

The following example demonstrates the use of the “\” line continuation character to format an input file for text editing. The file contains a signal list for a 64-bit bus.

```
... a00 a01 a02 a03 a04 a05 a06 a07 \
 a08 a09 a10 a11 a12 a13 a14 a15 \n...
```

* Continuation of signal names
*a56 a57 a58 a59 a60 a61 a62 a63* *
End of signal names *
*a56 a57 a58 a59 a60 a61 a62 a63* *
Remainder of file*
The general syntax for including a U Element digital source in a Star-Hspice netlist is:

**General form:**

```
Uxxx interface nlo nhi mname SIGNAME = sname IS = val
```

The arguments are defined as

- **Uxxx**: Digital input element name. Must begin with a “U”, which can be followed by up to 1023 alphanumeric characters.
- **interface**: Interface node in the circuit to which the digital input is attached.
- **nlo**: Node connected to low level reference
- ** nhi**: Node connected to high level reference
- **mname**: Digital input model reference (U model)
- **SIGNAME= sname**: Signal name as referenced in the digital output file header, can be a string of up to eight alphanumeric characters.
- **IS=val**: Initial state of the input element, must be a state defined in the model.

**Model Syntax:**

```
.MODEL mname U LEVEL=5 <parameters...>
```

### Digital-to-Analog Input Model Parameters

<table>
<thead>
<tr>
<th>Names (Alias)</th>
<th>Units</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLO</td>
<td>farad</td>
<td>0</td>
<td>Capacitance to low level node</td>
</tr>
<tr>
<td>CHI</td>
<td>farad</td>
<td>0</td>
<td>Capacitance to high level node</td>
</tr>
<tr>
<td>S0NAME</td>
<td></td>
<td></td>
<td>State “0” character abbreviation, can be a string of up to four alphanumerical characters.</td>
</tr>
<tr>
<td>S0TSW</td>
<td>sec</td>
<td></td>
<td>State “0” switching time</td>
</tr>
<tr>
<td>S0RLO</td>
<td>ohm</td>
<td></td>
<td>State “0” resistance to low level node</td>
</tr>
</tbody>
</table>
Up to 20 different states may be defined in the model definition by the SnNAME, SnTSW, SnRLO and SnRHI parameters, where n ranges from 0 to 19. The circuit representation of the element is shown in Figure 5-7.

<table>
<thead>
<tr>
<th>Names (Alias)</th>
<th>Units</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>S0RHI</td>
<td>ohm</td>
<td></td>
<td>State “0” resistance to high level node</td>
</tr>
<tr>
<td>S1NAME</td>
<td></td>
<td>State “1” character abbreviation, can be a string of up to four alphanumerical characters.</td>
<td></td>
</tr>
<tr>
<td>S1TSW</td>
<td>sec</td>
<td></td>
<td>State “1” switching time</td>
</tr>
<tr>
<td>S1RLO</td>
<td>ohm</td>
<td></td>
<td>State “1” resistance to low level node</td>
</tr>
<tr>
<td>S1RHI</td>
<td>ohm</td>
<td></td>
<td>State “1” resistance to high level node</td>
</tr>
<tr>
<td>S19NAME</td>
<td></td>
<td>State “19” character abbreviation, can be a string of up to four alphanumerical characters.</td>
<td></td>
</tr>
<tr>
<td>S19TSW</td>
<td>sec</td>
<td></td>
<td>State “19” switching time</td>
</tr>
<tr>
<td>S19RLO</td>
<td>ohm</td>
<td></td>
<td>State “19” resistance to low level node</td>
</tr>
<tr>
<td>S19RHI</td>
<td>ohm</td>
<td></td>
<td>State “19” resistance to high level node</td>
</tr>
<tr>
<td>TIMESTEP</td>
<td>sec</td>
<td></td>
<td>Digital input file step size (digital files only)</td>
</tr>
</tbody>
</table>

**Figure 5-7: Digital-to-Analog Converter Element**
Example

The following example shows the usage of the U Element and model as a digital input for a Star-Hspice netlist.

* EXAMPLE OF U-ELEMENT DIGITAL INPUT
UC carry-in VLD2A VHD2A D2A SIGNAME=1 IS=0
VLO VLD2A GND DC 0
VHI VHD2A GND DC 1
.MODEL D2A U LEVEL=5 TIMESTEP=1NS,
 + S0NAME=0 S0TSW=1NS S0RLO = 15, S0RHI = 10K,
 + S2NAME=x S2TSW=3NS S2RLO = 1K, S2RHI = 1K
 + S3NAME=z S3TSW=5NS S3RLO = 1MEG,S3RHI = 1MEG
 + S4NAME=1 S4TSW=1NS S4RLO = 10K, S4RHI = 60
.PRINT V(carry-in)
.TRAN 1N 100N
.END

where the associated digital input file is:
1
00 1:1
09 z:1
10 0:1
11 z:1
20 1:1
30 0:1
39 x:1
40 1:1
41 x:1
50 0:1
60 1:1
70 0:1
80 1:1
Digital Outputs

The general syntax for including a digital output in a Star-Hspice output is:

**General form:**

\[ U<\text{name}> \text{ interface reference mname SIGNAME = sname} \]

**Model Syntax:**

\[ .\text{MODEL mname U LEVEL=4 <parameters...>} \]

**Analog-to-Digital Output Model Parameters**

<table>
<thead>
<tr>
<th>Name (Alias)</th>
<th>Units</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RLOAD</td>
<td>ohm</td>
<td>1/gmin</td>
<td>Output resistance.</td>
</tr>
<tr>
<td>CLOAD</td>
<td>farad</td>
<td>0</td>
<td>Output capacitance.</td>
</tr>
<tr>
<td>S0NAME</td>
<td></td>
<td></td>
<td>State “0” character abbreviation, can be a string of up to four alphanumerical characters.</td>
</tr>
<tr>
<td>S0VLO</td>
<td>volt</td>
<td></td>
<td>State “0” low level voltage.</td>
</tr>
<tr>
<td>S0VHI</td>
<td>volt</td>
<td></td>
<td>State “0” high level voltage.</td>
</tr>
<tr>
<td>S1NAME</td>
<td></td>
<td></td>
<td>State “1” character abbreviation, can be a string of up to four alphanumerical characters.</td>
</tr>
</tbody>
</table>
Up to 20 different states may be defined in the model definition by the SnNAME, SnVLO and SnVHI parameters, where n ranges from 0 to 19. The circuit representation of the element is shown in Figure 5-8.

**Figure 5-8: Analog-to-Digital Converter Element**
Replacing Sources With Digital Inputs

Figure 5-9: Digital File Signal Correspondence

Traditional voltage sources...

V1 carry-in gnd PWL(0NS,lo 1NS,hi 7.5NS,hi 8.5NS,lo 15NS lo R
V2 A[0] gnd PWL (ONS,hi 1NS,lo 15.0NS,lo 16.0NS,hi 30NS hi R
V3 A[1] gnd PWL (ONS,hi 1NS,lo 15.0NS,lo 16.0NS,hi 30NS hi R
V4 B[0] gnd PWL (ONS,hi 1NS,lo 30.0NS,lo 31.0NS,hi 60NS hi
V5 B[1] gnd PWL (ONS,hi 1NS,lo 30.0NS,lo 31.0NS,hi 60NS hi

... become D2A drivers...

UC carry-in VLD2A VHD2A D2A SIGNAME IS=0
UA[0] A[0] VLD2A VHD2A D2A SIGNAME IS=1
UB[0] B[0] VLD2A VHD2A D2A SIGNAME IS=1

... that get their input from the Digital stimulus file...
<designname>d2a

Signal name list
Time (in model time units)
Statechange: Signal list

Example

* EXAMPLE OF U-ELEMENT DIGITAL OUTPUT
VOUT carry_out GND PWL 0N 0V 10N 0V 11N 5V 19N 5V 20N 0V
+ 30N 0V 31N 5V 39N 5V 40N 0V
VREF REF GND DC 0.0V
UCO carry-out REF A2D SIGNAME=12
* DEFAULT DIGITAL OUTPUT MODEL (no “X” value)
Using Sources and Stimuli

Digital and Mixed Mode Stimuli

```
.MODEL A2D U LEVEL=4 TIMESTEP=0.1NS TIMESCALE=1
+ S0NAME=0 S0VLO=-1 S0VHI= 2.7
+ S4NAME=1 S4VLO= 1.4 S4VHI=9.0
+ CLOAD=0.05pf
.TRAN 1N 50N
.END

and the digital output file should look like:

```
12
0  0:1
105 1:1
197 0:1
305 1:1
397 0:1
```

where the “12” represents the signal name, the first column is the time in units of 0.1 nanoseconds, and the second column has the signal value:name pairs. Subsequent outputs would be represented in the same file by more columns.

The following two-bit MOS adder uses the digital input file. In the following plot, nodes ‘A[0], A[1], B[0], B[1], and CARRY-IN’ all come from a digital file input (see Figure 5-9). SPICE outputs a digital file.

```
FILE: MOS2BIT.SP - ADDER - 2 BIT ALL-NAND-GATE BINARY ADDER
* .OPTIONS ACCT NOMOD FAST scale=1u gmindc=100n post
  .param lmin=1.25 hi=2.8v lo=.4v vdd=4.5
  .global vdd
* .TRAN .5NS 60NS
 .MEAS PROP-DELAY TRIG V(carry-in) TD=10NS VAL='vdd*.5’ RISE=1
  + TARG V(c[1]) TD=10NS VAL='vdd*.5’ RISE=3
* .MEAS PULSE-WIDTH TRIG V(carry-out_1) VAL='vdd*.5’ RISE=1
  + TARG V(carry-out_1) VAL='vdd*.5’ FALL=1
* .MEAS FALL-TIME TRIG V(c[1]) TD=32NS VAL='vdd*.9’ FALL=1
```
Digital and Mixed Mode Stimuli

+ TARG V(c[1]) TD=32NS VAL='vdd*.1' FALL=1
* 
VDD vdd gnd DC vdd
X1 A[0] B[0] carry-in C[0] carry-out_1 ONEBIT
*
* Subcircuit Definitions
.subckt NAND in1 in2 out wp=10 wn=5
M1 out in1 vdd vdd P W=wp L=lmin ad=0
M2 out in2 vdd vdd P W=wp L=lmin ad=0
M3 out in1 mid gnd N W=wn L=lmin as=0
M4 mid in2 gnd gnd N W=wn L=lmin ad=0
CLOAD out gnd 'wp*5.7f'
.ends
*
.subckt ONEBIT in1 in2 carry-in out carry-out
X1 in1 in2 #1_nand NAND
X2 in1 #1_nand 8 NAND
X3 in2 #1_nand 9 NAND
X4 8 9 10 NAND
X5 carry-in 10 half1 NAND
X6 carry-in half1 half2 NAND
X7 10 half1 13 NAND
X8 half2 13 out NAND
X9 half1 #1_nand carry-out NAND
.ends ONEBIT
*
* Stimulus
UC carry-in VLD2A VHD2A D2A SIGNAME=1 IS=0
UA[0] A[0] VLD2A VHD2A D2A SIGNAME=2 IS=1
UB[0] B[0] VLD2A VHD2A D2A SIGNAME=4 IS=1
\begin{verbatim}
* Models

.MODEL N NMOS LEVEL=3 VTO=0.7 UO=500 KAPPA=.25 KP=30U
+ ETA=.01 THETA=.04 VMAX=2E5 NSUB=9E16 TOX=400 GAMMA=1.5
+ PB=0.6 JS=.1M XJ=0.5U LD=0.1I NFS=1E11 NSS=2E10
+ RSH=80 CJ=.3M MJ=0.5 CJSW=.1N MJSW=0.3
+ acm=2 capop=4
*

.MODEL P PMOS LEVEL=3 VTO=-0.8 UO=150 KAPPA=.25 KP=15U
+ ETA=.015 THETA=.04 VMAX=5E4 NSUB=1.8E16 TOX=400 GAMMA=.672
+ PB=0.6 JS=.1M XJ=0.5U LD=0.15U NFS=1E11 NSS=2E10
+ RSH=80 CJ=.3M MJ=0.5 CJSW=.1N MJSW=0.3
+ acm=2 capop=4
*

* Default Digital Input Interface Model

.MODEL D2A U LEVEL=5 TIMESTEP=0.1NS,
+ S0NAME=0 S0TSW=1NS S0RLO = 15, S0RHI = 10K,
+ S2NAME=x S2TSW=5NS S2RLO = 1K, S2RHI = 1K
+ S3NAME=z S3TSW=5NS S3RLO = 1MEG,S3RHI = 1MEG
+ S4NAME=1 S4TSW=1NS S4RLO = 10K, S4RHI = 60
VLD2A VLD2A 0 DC 1o
VHD2A VHD2A 0 DC hi
*

* Default Digital Output Model (no "X" value)

.MODEL A2D U LEVEL=4 TIMESTEP=0.1NS TIMESCALE=1
+ S0NAME=0 S0VLO=-1 S0VHI= 2.7
+ S4NAME=1 S4VLO= 1.4 S4VHI=6.0
+ CLOAD=0.05pf
\end{verbatim}
Specifying a Digital Vector File

The digital vector file consists of three parts:

- Vector Pattern Definition section
- Waveform Characteristics section
- Tabular Data section.

To incorporate this information into your simulation, you need to include this line in your netlist:

```
.VEC 'digital_vector_file'
```
Defining Vector Patterns

The Vector Pattern Definition section defines the vectors—their names, sizes, signal direction, and so on—and must occur first in the digital vector file. A sample Vector Pattern Definition section follows:

```
radix 1111 1111
vname a b c d e f g h
io iiii iiii
tunit ns
```

Keywords such as radix, vname are explained in the “Defining Tabular Data” section later in this chapter.

Defining Waveform Characteristics

The Waveform Characteristics section defines various attributes for signals, such as the rise or fall time, thresholds for logic ‘high’ or ‘low’, and so on. A sample Waveform Characteristics section follows:

```
trise 0.3 137F 0000
tfall 0.5 137F 0000
vih 5.0 137F 0000
vil 0.0 137F 0000
```

Using Tabular Data

The Tabular Data section defines the values of the input signals at specified times. The time is listed in the first column, followed by signal values, in the order specified by the vname statement.

Example

An example of tabular data follows:

```
11.0 1000 1000
20.0 1100 1100
33.0 1010 1001
```
Comment Lines

A line beginning with a semi-colon “;” is considered a comment line. Comments may also start at any point along a line. Star-Hspice ignores characters following a semi-colon.

Example

An example of usage follows:

; This is a comment line
radix 1 1 4 1234 ; This is a radix line

Continuing a Line

Like netlists, a line beginning with a plus sign “+” is a continuation from the previous line.

Digital Vector File Example

An example of a vector pattern definition follows:

; specifies # of bits associated with each vector
radix 1 2 4 4
;*****************************************************************************
; defines name for each vector. For multi-bit
; vectors, innermost [] provide the bit index range,
; MSB:LSB
vname v1 va[[1:0]] vb[12:1]
;actual signal names: v1, va[0], va[1], vb1 ... vb12
;*****************************************************************************
; defines vector as input, output, or bi-direct
io i o bbb
; defines time unit
tunit ns
;*****************************************************************************
; vb12-vb5 are output when ‘v1’ is ‘high’
enable v1 0 0 FF0
; vb4-vb1 are output when ‘v1’ is ‘low’
enable ~v1 0 0 00F
;***************************************************************************
; all signals have delay of 1 ns
; Note: do not put unit (e.g., ns) again here because
; this value will be multiplied by the unit specified
; in the ‘tunit’ line.
tdelay 1.0
; signals va1 and va0 have delays of 1.5ns
tdelay 1.5 0 3 000
;***************************************************************************
; specify input rise and fall times (if you want
; different rise and fall times, use trise/
; tfallstmt.)
; Note: do not put unit (e.g., ns) again here because
; this value will be multiplied by the unit specified
; in the ‘tunit’ line.
slope 1.2
;***************************************************************************
; specify the logic ‘high’ voltage for input signals
vih 3.3 1 0 000
vih 5.0 0 0 FFF
; likewise, may specify logic ‘low’ with ‘vil’
;***************************************************************************
; va & vb switch from ‘lo’ to ‘hi’ at 1.75 volts
vth 1.75 0 1 FFF
;***************************************************************************
; tabular data section
10.0 1 3 FFF
20.0 0 2 AFF
30.0 1 0 888
.
.
.
Defining Tabular Data

Although this section generally appears last in a digital vector file, following the Vector Pattern and Waveform Characteristics definitions, we describe it first to introduce the definitions of a vector.

The Tabular Data section defines (in tabular format) the values of the signals at specified times. Its general format is:

time1 signal1_value1 signal2_value1 signal3_value1...
time2 signal1_value2 signal2_value2 signal3_value2...
time3 signal1_value3 signal2_value3 signal3_value3...

The set of values for a particular signal over all times is a vector, a vertical column in the tabular data and vector table. Thus, the set of all signal1_value constitute one vector. Signal values may have the legal states described in the following section.

Rows in the tabular data section must appear in chronological order because row placement carries sequential timing information.

Example

```
10.0 1000 0000
15.0 1100 1100
20.0 1010 1001
30.0 1001 1111
```

This example feature eight signals and therefore eight vectors. The first signal (starting from the left) has a vector [1 1 1 1]; the second has a vector [0 1 0 0]; and so on.
Input Stimuli

Star-Hspice converts each input signal into a PWL (piecewise linear) voltage source and a series resistance. The legal states for an input signal are:

- 0: Drive to ZERO (gnd)
- 1: Drive to ONE (vdd)
- Z, z: Floating to HIGH IMPEDANCE
- X, x: Drive to ZERO (gnd)
- L: Resistive drive to ZERO (gnd)
- H: Resistive drive to ONE (vdd)
- U, u: Drive to ZERO (gnd)

For the 0, 1, X, x, U, u states, the resistance value is set to zero; for the L, H states, the resistance value is defined by the `out` (or `outz`) statement; and for the Z, z states, the resistance value is defined by the `triz` statement.

Expected Output

Star-Hspice converts each output signal into a `.DOUT` statement in the netlist. During simulation, Star-Hspice compares the actual results with the expected output vector(s), and if the states are different, an error message appears. The legal states for expected outputs include:

- 0: Expect ZERO
- 1: Expect ONE
- X, x: Don’t care
- U, u: Don’t care
- Z, z: Expect HIGH IMPEDANCE (don’t care)

Z, z are treated as “don’t care” because Star-Hspice cannot detect a high impedance state.
Example

An example of usage follows:

```plaintext
... 
; start of tabular section data
11.0 1 0 0 1
20.0 1 1 0 0
30.0 1 0 0 0
35.0 x x 0 0
```

Verilog Value Format

Star-Hspice also accepts Verilog sized format for number specification:

```plaintext
<size> '<base format> <number>
```

The `<size>` specifies (in decimal) the number of bits, and `<base format>` indicates binary (’b or ’B), octal (’o or ’O), or hexadecimal (’h or ’H). Valid `<number>` fields are combinations of the characters 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F. Depending on the `<base format>` chosen, only a subset of these characters may be legal.

You may also use unknown values (X) and high impedance (Z) in the `<number>` field. An X or Z sets four bits in the hexadecimal base, three bits in the octal base, and one bit in the binary base.

If the most significant bit of a number is 0, X, or Z, the number is automatically extended (if necessary) to fill the remaining bits with (respectively) 0, X, or Z. If the most significant bit is 1, it is extended with 0.

Example

```plaintext
4'b1111
12'hABx
32'bZ
8'h1
```

Here we specify values for: a 4-bit signal in binary, a 12-bit signal in hexadecimal, a 32-bit signal in binary, and an 8-bit signal in hexadecimal.
Equivalents of these lines in non-Verilog format would be:

```
1111
AB xxxx
ZZZZ ZZZZ ZZZZ ZZZZ ZZZZ ZZZZ ZZZZ ZZZZ
1000 0000
```

**Periodic Tabular Data**

Very often tabular data is periodic, so it is unnecessary to specify the absolute time at every time point. When a user specifies the `period` statement, the tabular data section omits the absolute times (see “Using Tabular Data” on page 5-61 for details).

**Example**

```
radix 1111 1111
vname a b c d e f g h
io iiii iiii
tunit ns
period 10
; start of vector data section
1000 1000
1100 1100
1010 1001
```

**Defining Vector Patterns**

The Vector Pattern Definition section defines the sequence or order for each vector stimulus, as well as any individual characteristics. The statements in this section (except the `radix` statement) might appear in any order, and all keywords are case-insensitive.
Radix Statement

The *radix* statement specifies the number of bits associated with each vector. Valid values for the number of bits range from 1 to 4.

<table>
<thead>
<tr>
<th># bits</th>
<th>Radix</th>
<th>Number System</th>
<th>Valid Digits</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2</td>
<td>Binary</td>
<td>0, 1</td>
</tr>
<tr>
<td>2</td>
<td>4</td>
<td>–</td>
<td>0 – 3</td>
</tr>
<tr>
<td>3</td>
<td>8</td>
<td>Octal</td>
<td>0 – 7</td>
</tr>
<tr>
<td>4</td>
<td>16</td>
<td>Hexadecimal</td>
<td>0 – F</td>
</tr>
</tbody>
</table>

Only one *radix* statement must appear in the file, and it must be the first noncomment line.

Example

This example illustrates two 1-bit signals followed by a 4-bit signal, followed by a 1-bit, 2-bit, 3-bit, 4-bit signals, and finally eight 1-bit signals.

```
; start of vector pattern definition section
radix 1 1 1 4 1234 1111 1111
```

Vname Statement

The *vname* statement defines the name of each vector. If not specified, a default name will be given to each signal: V1, V2, V3, and so on. If you define more than one *vname* statement, the last one overrules the previous one.

```
radix 1 1 1 1 1 1 1 1 1 1 1 1
vname V1 V2 V3 V4 V5 V6 V7 V8 V9 V10 V11 V12
```

Provide the range of the bit indices with a square bracket [] and a colon syntax:

```
[starting_index : ending index]
```

The *vname* name is required for each bit, and a single name may be associated with multiple bits (*such as* bus notation).
The bit order is MSB:LSB. This bus notation syntax may also be nested inside other grouping symbols such as <>, (), [], etc. The name of each bit will be \textit{vname} with the index suffix appended.

\textbf{Example 1}

If you specify:
\begin{verbatim}
radix 2 4
vname VA[0:1] VB[4:1]
\end{verbatim}

the resulting names of the voltage sources generated are:
\begin{verbatim}
VA0 VA1 VB4 VB3 VB2 VB1
\end{verbatim}

where \textit{VA0} and \textit{VB4} are the MSBs and \textit{VA1} and \textit{VB1} are the LSBs.

\textbf{Example 2}

If you specify:
\begin{verbatim}
vname VA[[0:1]] VB<[4:1]>
\end{verbatim}

the resulting names of the voltage sources are:
\begin{verbatim}
VA[0] VA[1] VB<4> VB<3> VB<2> VB<1>
\end{verbatim}

\textbf{Example 3}

This example shows how to specify a single bit of a bus:
\begin{verbatim}
vname VA[[2:2]]
\end{verbatim}

\textbf{Example 4}

This example generates signals A0, A1, A2, ... A23:
\begin{verbatim}
radix 444444
vname A[0:23]
\end{verbatim}
**IO Statement**

The *io* statement defines the type of each vector. The line starts with a keyword *io* and followed by a string of i, b, o, or u definitions indicating whether each corresponding vector is an input, bidirectional, output, or unused vector, respectively.

- **i** Input used to stimulate the circuit.
- **o** Expected output used to compare with the simulated outputs.
- **b** Star-Hspice ignores.

**Example**

If the *io* statement is not specified, all signals are assumed input signals. If you define more than one *io* statements, the last one overrules previous ones.

```
io i i i bbbb iiiioouu
```

**Tunit Statement**

The *tunit* statement defines the time unit in the digital vector file for *period*, *tdelay*, *slope*, *trise*, *tfall*, and *absolute time*. It must be:

- **fs** femto-second
- **ps** pico-second
- **ns** nano-second
- **us** micro-second
- **ms** milli-second

If you do not specify the *tunit* statement, the default time unit value is **ns**. If you define more than one *tunit* statement, the last one will overrule the previous one.
Example

The `tunit` statement in this example specifies that the absolute times in the tabular data section are 11.0ns, 20.0ns, and 33.0ns, respectively.

```
tunit ns
11.0 1000 1000
20.0 1100 1100
33.0 1010 1001
```

Period and Tskip Statements

The `period` statement defines the time interval for the tabular data section so that specifying the absolute time at every time point is not necessary. Thus, if a `period` statement is provided alone (without the `tskip` statement), the tabular data section contains only signal values, not absolute times. The time unit of `period` is defined by the `tunit` statement.

Example

In this example, the first row of the tabular data (1000 1000) is for time 0ns. The second row of the tabular data (1100 1100) is for time 10ns. The third row of the tabular data (1010 1001) is for time 20ns.

```
radix 1111 1111
period 10
1000 1000
1100 1100
1010 1001
```

The `tskip` statement specifies that the absolute time field in the tabular data is to be ignored. In this way, the absolute time field of each row may be kept in the tabular data (but ignored) when using the `period` statement.
Example

If you have:

```
radix 1111 1111
period 10
tskip
11.0 1000 1000
20.0 1100 1100
33.0 1010 1001
```

the absolute times 11.0, 20.0 and 33.0 are ignored.

Enable Statement

The `enable` statement specifies the controlling signal(s) of bidirectional signals and is absolutely required for all bidirectional signals. If more than one `enable` statement exists, the last value will overrule the previous ones, and a warning message will be issued.

The syntax is a keyword `enable`, followed by the controlling signal name and the mask that defines the (bidirectional) signals to which `enable` applies.

The controlling signal of bi-directional signals must be an input signal with radix of 1. The bidirectional signals become output when the controlling signal is at state 1 (or high). If you wish to reverse this default control logic, you must start the control signal name with ‘~’.

Example

In this example, signals `x` and `y` are bidirectional, as defined by the ‘b’ in the `io` line. The first enable statement indicates that `x` (as defined by the position of ‘F’) becomes output when signal `a` is 1. The second enable specifies that bidirectional bus `y` becomes output when signal `a` is 0.

```
radix 144
io ibb
vname a x[3:0] y[3:0]
enable a 0 F 0
enable ~a 0 0 F
```
Modifying Waveform Characteristics

This section describes how to modify the waveform characteristics of your circuit.

**Tdelay, Idelay, and Odelay Statements**

The *tdelay*, *idelay* and *odelay* statements define the delay time of the signal relative to the absolute time of each row in the *tabular data* section; *idelay* applies to the input signals, *odelay* applies to the output signals, while *tdelay* applies to both input and output signals.

The statement starts with a keyword *tdelay* (or *idelay*, *odelay*) followed by a delay value, and then followed by a *mask*, which defines the signals to which the delay will be applied. If you do not provide a mask, the delay value will be applied to all the signals.

The time unit of *tdelay*, *idelay* and *odelay* is defined by the *tunit* statement. Normally, you only need to use the *tdelay* statement; only use the *idelay* and *odelay* statements to specify different input and output delay times for bi-directional signals. *Idelay* settings on output signals (or *odelay* settings on input signals) are ignored with warning message issued.

More than one *tdelay* (*idelay*, *odelay*) statement can be specified. If more than one *tdelay* (*idelay*, *odelay*) statement is applied to a signal, the last value will overrule the previous ones, and a warning will be given. If you do not specify the signal delays by a *tdelay* (*idelay* or *odelay*) statement, Star-Hspice defaults to zero.

**Example**

The first *tdelay* statement indicates that all signals have the same delay time 1.0. The delay time of some signals are overruled by the subsequent *tdelay* statements. The V2 and Vx signals have delay time -1.2, and V4 V5[0:1] V6[0:2] have a delay of 1.5. The V7[0:3] signals have an input delay time of 2.0 and an output delay time of 3.0.
Slope Statement

The *slope* statement specifies input signal rise/fall time, with the time unit defined by the *tunit* statement. You can specify the signals to which the *slope* applies using a mask. If the *slope* statement is not provided, the default slope value is 0.1 ns.

If you specify more than one *slope* statement, the last value will overwrite the previous ones, and a warning message will be issued. The *slope* statement has no effect on the expected output signals. The rising time and falling time of a signal will be overruled if *trise* and *tfall* are specified.

Example

The first example indicates that the rising and falling times of all signals are 1.2 ns, whereas the second specifies a rising/falling time of 1.1 ns for the first, second, sixth, and seventh signal.

```
slope 1.2
slope 1.1 1100 0110
```
**Trise Statement**

The *trise* statement specifies the rise time of each input signal (for which the mask applies). The time unit of *trise* is defined by the *tunit* statement.

**Example**

If you do not specify the rising time of the signals by any *trise* statement, the value defined by the *slope* statement is used. If you apply more than one *trise* statements to a signal, the last value will overrule the previous ones, and a warning message will be issued.

```
trise 0.3
trise 0.5 0 1 1 137F 00000000
trise 0.8 0 0 0 0000 11110000
```

The *trise* statements have no effect on the expected output signals.

**Tfall Statement**

The *tfall* statement specifies the falling time of each input signal (for which the mask applies). The time unit of *tfall* is defined by the *tunit* statement.

**Example**

If you do not specify the falling time of the signals by a *tfall* statement, Star-Hspice uses the value defined by the *slope* statement. If you specify more than one *tfall* statement to a signal, the last value will overrule the previous ones, and a warning message will be issued.

```
tfall 0.5
tfall 0.3 0 1 1 137F 00000000
tfall 0.9 0 0 0 0000 11110000
```

The *tfall* statements have no effect on the expected output signals.
Out /Outz Statements

The keywords *out* and *outz* are equivalent and specify the output resistance of each signal (for which the mask applies); *out* (or *outz*) applies to the input signals only.

**Example**

If you do not specify the output resistance of a signal by an *out* (or *outz*) statement, Star-Hspice uses the default (zero). If you specify more than one *out* (or *outz*) statement to a signal, Star-Hspice overrules the last value with the previous ones, and issues a warning message.

```
out 15.1
out 150 1 1 1 0000 00000000
out 50.5 0 0 0 137F 00000000
```

The *out* (or *outz*) statements have no effect on the expected output signals.

Triz Statement

The *triz* statement specifies the output impedance when the signal (for which the mask applies) is in *tristate*; *triz* applies to the input signals only.

**Example**

If you do not specify the *tristate* impedance of a signal by a *triz* statement, Star-Hspice assumes 1000M. If you apply more than one *triz* statement to a signal, the last value will overrule the previous ones, and Star-Hspice will issue a warning.

```
triz 15.1M
triz 150M 1 1 1 0000 00000000
triz 50.5M 0 0 0 137F 00000000
```

The *triz* statements have no effect on the expected output signals.
**Vih Statement**

The `vih` statement specifies the logic high voltage of each input signal to which the mask applies.

**Example**

If you specify the logic high voltage of the signals by a `vih` statement, Star-Hspice assumes 3.3. If you apply more than one `vih` statements to a signal, the last value will overrule the previous ones, and Star-Hspice will issue a warning.

```
vih 5.0
vih 5.0 1 1 1 137F 00000000
vih 3.5 0 0 0 0000 11111111
```

The `vih` statements have no effect on the expected output signals.

**Vil Statement**

The `vil` statement specifies the logic low voltage of each input signal to which the mask applies.

**Example**

If you specify the logic low voltage of the signals by a `vil` statement, Star-Hspice assumes 0.0. If you apply more than one `vil` statement to a signal, the last value will overrule the previous ones, and Star-Hspice will issue a warning.

```
vil 0.0
vil 0.0 1 1 1 137F 11111111
```

The `vil` statements have no effect on the expected output signals.
Vref Statement

Similar to the tdelay statement, the vref statement specifies the name of the reference voltage for each input vector to which the mask applies; vref applies to the input signals only.

Example

If you have:

```
vname v1 v2 v3 v4 v5[1:0] v6[2:0] v7[0:3] v8 v9 v10
vref 0
vref 0 111 137F 000
vref vss 0 0 0 0000 111
```

When Star-Hspice implements it into the netlist, the voltage source realizes v1:

```
v1 V1 0 pwl(......)
```

as will v2, v3, v4, v5, v6, and v7. However, v8 will be realized by

```
V8 V8 vss pwl(......)
```

as will v9 and v10.

If you do not specify the reference voltage name of the signals by a vref statement, Star-Hspice assumes 0. If you apply more than one vref statement, the last value will overrule the previous ones, and Star-Hspice issues a warning. The vref statements have no effect on the output signals.

Vth Statement

Similar to the tdelay statement, the vth statement specifies the logic threshold voltage of each signals to which the mask applies; vth applies to the output signals only. The threshold voltage is used to decide the logic state of Star-Hspice’s output signals for comparison with the expected output signals.

Example

If you do not specify the threshold voltage of the signals by a vth statement, Star-Hspice assumes 1.65. If you apply more than one vth statements to a signal, the last value will overrule the previous ones, and Star-Hspice issues a warning.
vth 1.75
vth 2.5 1 1 1 137F 00000000
vth 1.75 0 0 0 0000 11111111

The *vth* statements have no effect on the input signals.

**Voh Statement**

The *voh* statement specifies the logic high voltage of each output signal to which the mask applies.

**Example**

If you do not specify the logic high voltage by a *voh* statement, Star-Hspice assumes 3.3. If you apply more than one *voh* statements to a signal, the last value will overrule the previous ones, and Star-Hspice issues a warning.

voh 4.75
voh 4.5 1 1 1 137F 00000000
voh 3.5 0 0 0 0000 11111111

The *voh* statements have no effect on input signals.

---

*Note:* If both *voh* and *vol* are not defined, Star-Hspice uses *vth* (default or defined).

---

**Vol Statement**

The *vol* statement specifies the logic low voltage of each output signal to which the mask applies.

**Example**

If you do not specify the logic low voltage by a *vol* statement, Star-Hspice assumes 0.0. If you apply more than one *vol* statements to a signal, the last value will overrule the previous ones, and Star-Hspice issues a warning.

vol 0.5
vol 0.5 1 1 1 137F 11111111
The vol statements have no effect on input signals.

**Note:** If both voh and vol are not defined, Star-Hspice uses vth (default or defined)
Chapter 6

Multi-Terminal Networks

This chapter covers various topics related to the S Element:

- Using Scattering Parameter Element
Using Scattering Parameter Element

A new S Element, in conjunction with the generic frequency-domain model (.MODEL SP), provides a convenient way to describe a multi-terminal network. Currently, S (scattering) and Y parameters are supported. S Element can be used in AC and DC analyses.

In particular, the S parameter in S Element represents the generalized scattering parameter $S$ for a multi-terminal network, which is defined as:

$$\mathbf{v}_{\text{ref}} = S \cdot \mathbf{v}_{\text{inc}}.$$  

where boldface lower-case and upper-case symbols denote vectors and matrices, respectively. $\mathbf{v}_{\text{inc}}$ and $\mathbf{v}_{\text{ref}}$ are the incident and reflected voltage wave vectors (see Figure 6-1). The S parameter can be converted to Y parameter using the following formula:

$$\mathbf{Y} = \mathbf{Y}_r (\mathbf{I} - S)(\mathbf{I} + S)^{-1}.$$  

where $\mathbf{Y}_r$ is the characteristic admittance matrix of the reference system, which is related to the characteristic impedance matrix $\mathbf{Z}_r$ by:

$$\mathbf{Y}_r = \mathbf{Z}_r^{-1}.$$  

Similarly, Y parameter can be converted to S parameter as follows:

$$\mathbf{S} = (\mathbf{Y}_r + \mathbf{Y})^{-1}(\mathbf{Y}_r - \mathbf{Y}).$$
Syntax

The syntax of the S Element is:

```
Sxxx nd1 nd2 ... ndN ndR FQMODEL=name [TYPE=val Zo=val Zof=name]
```

- `nd1 nd2 ... ndN` N signal nodes (see Figure 6-1).
- `ndR` Reference node.
- `FQMODEL` .MODEL statement of type sp, which defines the frequency behavior of S or Y parameter.
- `TYPE` Parameter type:
  - `S`: scattering parameter (default)
  - `Y`: Y parameter
Frequency Table Model

The Frequency Table Model is a generic model that can be used to describe frequency-varying behavior. Currently, it is used by S Element and .NOISENPT.

Syntax

The syntax of the .MODEL model card is:

```
.MODEL name sp [N=val FSTART=val FSTOP=val NI=val SPACING=val + MATRIX=val VALTYPE=val INFINITY=matrixval INTERPOLATION=val + EXTRAPOLATION=val] [DATA=(npts ...)] [DATAFILE=filename]
```

**name**

Model name.

**N**

Matrix dimension (number of signal terminals). Values other than 1 must be specified before setting INFINITY and DATA. Default=1.

**FSTART**

Starting frequency point for data. Default=0.

**FSTOP**

Final frequency point for data (used only for the LINEAR and LOG spacing formats).

**Zo**

Characteristic impedance value of the reference line (frequency-independent). For multi-terminal cases ($N>1$), the characteristic impedance matrix of the reference lines is assumed to be diagonal and its diagonal values are set to $Zo$. More general types of a reference line system can be specified using $Zof$. Default=$50\,\Omega$.

**Zof**

Name of the frequency-varying model that defines the frequency behavior of the reference system. If both Zo and Zof have been defined, then Zof has precedence.
NI

Number of frequency points per interval. Used only for the DEC and OCT spacing formats. Default=10.

npts

Number of data points.

SPACING

Data sample spacing format:

LIN (LINEAR): uniform spacing with the frequency step of \((F\text{STOP}-F\text{START})/(npts-1)\). Default.

OCT: octave variation with \(F\text{START}\) as the starting frequency and NI points per octave. \(npts\) determines the final frequency.

DEC: decade variation with \(F\text{START}\) as the starting frequency and NI points per decade. \(npts\) determines the final frequency.

LOG: logarithmic spacing with \(F\text{START}\) and \(F\text{STOP}\) as the starting and final frequencies.

POI (NONUNIFORM): nonuniform spacing. Data points are paired with frequency points.
Matrix (data point) format:

**SYMMETRIC**: symmetric matrix. Only the lower-half triangle portion of a matrix is specified. Default.

**HERMITIAN**: similar to **SYMMETRIC** but off-diagonal terms are complex-conjugate of each other.

**NONSYMMETRIC**: nonsymmetric matrix. A full matrix is specified.

Data type of matrix elements:

**REAL**: real entry

**CARTESIAN**: complex number in real/imaginary format. Default.

**POLAR**: complex number in polar format. Angles are specified in radian.

Data point at infinity. Typically real-valued. Data format must be consistent with **MATRIX** and **VALTYPE** specifications. This point is not counted in npts.

Data port at DC. Typically real-valued. Data format must be consistent with **MATRIX** and **VALTYPE** specifications. This point is not counted in npts. It is required to specify DC point or data point at frequency=0.
INTERPOLATION

Interpolation scheme:

LINEAR: piecewise linear
SPLINE: b-spline curve fit

EXTRAPOLATION

Extrapolation scheme during simulation:

NONE: no extrapolation is allowed. Star-Hspice will terminate if data point is required outside of the specified range.
STEP: the last boundary point is used. Default.
LINEAR: linear extrapolation using the last two boundary points.

If the data point at the infinity is specified, then no extrapolation is performed and the infinity value is used.

DATA

Specifies data points. Syntax for LIN spacing:

```
.MODEL name sp SPACING=LIN [N=dim]
+ FSTART=f0 DF=f1 DATA=npts d1 d2 ...
```

Syntax for OCT or DEC spacing:

```
.MODEL name sp SPACING=DEC or OCT
+ [N=dim] FSTART=f0
+ NI=n_per_intval DATA=npts d1 d2 ...
```

Syntax for POI spacing:

```
.MODEL name sp SPACING=NONUNIFORM
+ [N=dim] DATA=npts f1 d1 f2 d2
+ ...
```
Note: The interpolation and extrapolation are performed after S parameter data are converted to Y parameter internally.

Example

The two outputs from the resistor and S parameter modeling should be matched exactly in this example. See Table 6-1 for the input file listing and Figure 6-2 for an illustration of a transmission line with a resistive termination.

Figure 6-2: Transmission line with a resistive termination

<table>
<thead>
<tr>
<th>Four-conductor line</th>
<th>Reference conductor</th>
</tr>
</thead>
<tbody>
<tr>
<td>( R_0, L, G_0, C, R_s, G_d )</td>
<td>( v_1 )</td>
</tr>
</tbody>
</table>

\[ l \]
### Table 6-1: Input File Listing

<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
</tr>
</thead>
</table>
| **Header, options, and sources**| *S parameter ex1: x-line with a resistive + termination
.OPTIONS POST
V1 i1 0 ac=1v                     |
| **Analysis**                    | .AC lin 500 OHz 30MegHz
.DC v1 0v 5v 1v                                                             |
| **Transmission line (W element)**| W1 i1 i2 i3 0 o1 o2 o3 0 RLGCMODEL=wr1gc N=3 L=0.97
.MODEL wr1gc sp MODELTYPE=RLGC N=3
+ Lo = 2.78310e-07
+ 8.75304e-08 3.29391e-07
+ 3.65709e-08 1.15459e-07 3.38629e-07
+ Co = 1.41113e-10
+ -2.13558e-11 9.26469e-11
+ -8.92852e-13 -1.77245e-11 8.72553e-11 |
| **Termination**                 | x1 o1 o2 o3 0 terminator                                                     |
| **Frequency model definition**  | .MODEL fmod sp N=3 FSTOP=30MegHz
+ DATA= 1
+ -0.270166 0.0
+ 0.322825 0.0 -0.41488 0.0
+ 0.17811 0.0 0.322825 0.0 -0.270166 0.0 |
| **Resistor elements**           | .SUBCKT terminator n1 n2 n3 ref
R1 n1 ref 75
R2 n2 ref 75
R3 n3 ref 75
R12 n1 n2 25
R23 n2 n3 25
.ends terminator                 |
| **Equivalent S parameter element**| .ALTER S parameter case
.SUBCKT terminator n1 n2 n3 ref
S1 n1 n2 n3 ref FQMODEL=fmod
.ENDS terminator                 |
|                                 | .END                                                                         |
This is an example of a transmission line with a capacitive network termination.

### Table 6-2: Input File Listing

<table>
<thead>
<tr>
<th>Frequency model definition</th>
<th>.MODEL fmod sp N=3 FSTOP=30MegHz + DATA= 2 + 1.0 0.0 + 0.0 0.0 1.0 0.0 + 0.0 0.0 0.0 0.0 1.0 0.0 + 0.97409 -0.223096 + 0.00895303 0.0360171 0.964485 -0.25887 + -0.000651487 0.000242442 0.00895303 0.0360171 + 0.97409 -0.223096</th>
</tr>
</thead>
</table>

Using capacitive elements

```plaintext
.SUBCKT terminator n1 n2 n3 ref
C1 n1 ref 10pF
C2 n2 ref 10pF
C3 n3 ref 10pF
C12 n1 n2 2pF
C23 n2 n3 2pF
.ENDS terminator
```

The two outputs from the resistor and S parameter modeling will differ slightly due to the linear frequency dependency related to the capacitor. This difference can be removed by using the linear interpolation scheme in .MODEL.

This is an example of a transmission line with S parameter.

**Figure 6-3: 3-Conductor Transmission line**
<table>
<thead>
<tr>
<th>Table 6-3: Input File Listing</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Header, options and sources</strong></td>
</tr>
<tr>
<td>*S parameter ex3: modeling x-line using + S parameter .OPTIONS POST vin in0 0 ac=1</td>
</tr>
<tr>
<td><strong>Analysis</strong></td>
</tr>
<tr>
<td>.AC lin1 100 0 1000meg .DC vin 0 1v 0.2v</td>
</tr>
<tr>
<td><strong>Transmission line</strong></td>
</tr>
<tr>
<td>X1 in1 in2 out1 out2 0 x-line</td>
</tr>
<tr>
<td><strong>Termination</strong></td>
</tr>
<tr>
<td>R1 in0 in1 28 R2 in2 0 28 R3 out1 0 28 R4 out2 0 28</td>
</tr>
<tr>
<td><strong>W Element RLGC model definition</strong></td>
</tr>
<tr>
<td>.MODEL m2 W ModelType=RLGC, N=2 + Lo= 0.178e-6 + 0.0946e-7 0.178e-6 + Co= 0.23e-9 + -0.277e-11 0.23e-9 + Ro= 0.97 + 0 0.97 + Go= 0 + 0 0 + Rs= 0.138e-3 + 0 0.138e-3 + Gd= 0.29e-10 + 0 0.29e-10</td>
</tr>
<tr>
<td><strong>Frequency model definition</strong></td>
</tr>
<tr>
<td>.MODEL SM2 sp N=4 FSTART=0 FSTOP=1e+09 + SPACING=LINEAR + DATA= 60 + 0.00386491 0 + 0 0 0.00386491 0 + 0.996135 0 0 0.00386491 0 + 0 0 0.996135 0 0 0.00386491 0 + -0.0492864 -0.15301 + 0.00188102 0.0063569 -0.0492864 -0.15301 + 0.926223 -0.307306 0.000630484 -0.00514619 + 0.0492864 -0.15301 + 0.000630484 -0.00154619 0.926223 -0.307306 + 0.00188102 0.0063569 -0.0492864 -0.15301 + -0.175236 -0.241602 + 0.00597 0.0103297 -0.15301 + 0.761485 -0.546979 0.00093508 -0.00508414 + -0.175236 -0.241602 + 0.00093508 -0.00508414 0.761485 -0.546979 + 0.00597 0.0103297 -0.15301 + 0.241602 + ...</td>
</tr>
</tbody>
</table>
| Equivalent S parameter element | `.SUBCKT terminator n1 n2 n3 ref
S1 n1 n2 n3 ref FQMODEL=SM2
.ENDS terminator` |
|--------------------------------|---------------------------------------------------------------|
Parameters and Functions

Parameters are similar to variables found in most programming languages. They hold a value that is either assigned at design time or calculated during the simulation based on circuit solution values. Parameters are used for storage of static values for a variety of quantities (resistance, source voltage, rise time, and so on), or used in sweep or statistical analysis.

This chapter describes the basic usage of parameters within a Star-Hspice netlist:

- Using Parameters in Simulation (.PARAM)
- Using Algebraic Expressions
- Built-In Functions
- Parameter Scoping and Passing
Using Parameters in Simulation

Parameter Definition

Parameters in Star-Hspice are names that have associated numeric values. You can use any of the following methods to define parameters:

<table>
<thead>
<tr>
<th>Simple assignment</th>
<th>.PARAM &lt;SimpleParam&gt; = 1e-12</th>
</tr>
</thead>
<tbody>
<tr>
<td>Algebraic definition</td>
<td>.PARAM &lt;AlgebraicParam&gt; = ‘SimpleParam*8.2’</td>
</tr>
<tr>
<td>User-defined function</td>
<td>.PARAM &lt;MyFunc( x, y )&gt; = ‘Sqrt((x<em>x)+(y</em>y))’</td>
</tr>
<tr>
<td>Subcircuit default</td>
<td>.SUBCKT &lt;SubName&gt; &lt;ParamDefName&gt; = + &lt;Value&gt;</td>
</tr>
<tr>
<td>Predefined analysis function</td>
<td>.PARAM &lt;mcVar&gt; = Agauss(1.0,0.1) (see “Statistical Analysis and Optimization” on page 13-1)</td>
</tr>
<tr>
<td>.MEASURE statement</td>
<td>.MEASURE &lt;DC</td>
</tr>
</tbody>
</table>

A parameter definition in Star-Hspice always takes the last value found in the Star-Hspice input (subject to local versus global parameter rules). Thus, the definitions below assign the value 3 to the parameter DupParam.

```
.PARAM DupParam = 1
...
.PARAM DupParam = 3
```

The value 3 will be substituted for all instances of DupParam, including instances that occur earlier in the input than the .PARAM DupParam = 3 statement.

All parameter values in Star-Hspice are IEEE double floating point numbers.
Parameter resolution order is as follows:

1. Resolve all literal assignments
2. Resolve all expressions
3. Resolve all function calls

Parameter passing order is shown in Table 7-1.

**Table 7-1: Parameter Passing Order**

<table>
<thead>
<tr>
<th>.OPTION PARHIER = GLOBAL</th>
<th>.OPTION PARHIER = LOCAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Analysis sweep parameters</td>
<td>Analysis sweep parameters</td>
</tr>
<tr>
<td>.PARAM statement (library)</td>
<td>.SUBCKT call (instance)</td>
</tr>
<tr>
<td>.SUBCKT call (instance)</td>
<td>.SUBCKT definition (symbol)</td>
</tr>
<tr>
<td>.SUBCKT definition (symbol)</td>
<td>.PARAM statement (library)</td>
</tr>
</tbody>
</table>

**Parameter Assignment**

A constant real number or an algebraic expression of real values, predefined function, user-defined function, or circuit or model values can be assigned to parameters. A complex expression must be enclosed in single quotes in order to invoke the Star-Hspice algebraic processor. A simple expression consists of a single parameter name. The parameter keeps the assigned value unless there is a later definition that changes its value, or it is assigned a new value by an algebraic expression during simulation. There is no warning if a parameter is reassigned.

**Syntax**

- .PARAM <ParamName> = <RealNumber>
- .PARAM <ParamName> = ‘<Expression>’ $ Quotes are mandatory
- .PARAM <ParamName1> = <ParamName2> $ Cannot be recursive!

**Numerical Example**

```
.PARAM TermValue = 1g
rTerm Bit0 0 TermValue
```
Expression Example

\[
\text{.PARAM Pi} = '355/113' \\
\text{.PARAM Pi2} = '2*Pi'
\]

\[
\text{.PARAM npRatio} = 2.1 \\
\text{.PARAM nWidth} = 3u \\
\text{.PARAM pWidth} = 'nWidth * npRatio'
\]

M1 ... <pModelName> W = pWidth \\
Mn1 ... <nModelName> W = nWidth

... 

Inline Assignments

To define circuit values by a direct algebraic evaluation:

\[
\text{r1 nl 0 R} = '1k/sqrt(HERTZ)'
\]

$ Resistance related to frequency.

Parameters in Output

To use an algebraic expression as an output variable in a .PRINT, .PLOT, or .PROBE statement, use the PAR keyword (see “Specifying Simulation Output” on page 8-1 for more information on simulation output). For example:

\[
\text{.PRINT DC v(3) gain = PAR('v(3)/v(2)') PAR('v(4)/v(2)')}
\]

User-Defined Function Parameters

A user-defined function can be defined similar to the parameter assignment except for the fact that it cannot be nested more than three deep.

Syntax

\[
\text{.PARAM <ParamName>(<pv1>[, <pv2>])} = '<Expression>'
\]

Example

\[
\text{.PARAM CentToFar (c)} = '(((c*9)/5)+32)'
\]

\[
\text{.PARAM F(p1,p2)} = 'Log(Cos(p1)*Sin(p2))'
\]

\[
\text{.PARAM SqrdProd (a,b)} = '(a*a)*(b*b)'
\]
Subcircuit Default Definitions

The specification of hierarchical subcircuits allows you to pick default values for circuit elements. This is typically used in cell definitions so the circuit can be simulated with typical values (see “Using Subcircuits” on page 3-49 for more information on subcircuits).

Syntax

```
.SUBCKT <SubName> <PinList> [<SubDefaultsList>]
```

where `<SubDefaultsList>` is

```
<SubParam1> = <Expression> [<SubParam2> = <Expression> ...]
```

Subcircuit Parameter Example

The following example implements an inverter with a Strength parameter. By default, the inverter can drive three devices. By entering a new value for the parameter Strength in the element line, you can select larger or smaller inverters to suit the application.

```
.SUBCKT Inv a y Strength = 3
    Mp1 <MosPinList> pMosMod L = 1.2u W = 'Strength * 2u'
    Mn1 <MosPinList> nMosMod L = 1.2u W = 'Strength * 1u'
.ENDS

... xInv0 a y0 Inv $ Default devices: p device = 6u,n device = 3u
   xInv1 a y1 Inv Strength = 5$ p device = 10u, n device = 5u
   xInv2 a y2 Inv Strength = 1$ p device = 2u, n device = 1u
... 
```

Parameter Scoping Example

The following example shows explicitly the difference between local and global scoping for parameter usage in subcircuits.

Given the input netlist fragment:

```
.PARAM DefPwid = 1u

.SUBCKT Inv a y DefPwid = 2u DefNwid = 1u
    Mp1 <MosPinList> pMosMod L = 1.2u W = DefPwid
    Mn1 <MosPinList> nMosMod L = 1.2u W = DefNwid
.ENDS
```
with the global parameter scoping option .OPTION PARHIER = GLOBAL set, and the following input statements

```
...  
xInv0 a y0 Inv  $ Xinv0.Mp1 width = 1u
xInv1 a y1 Inv DefPwid = 5u  $ Xinv1.Mp1 width = 5u
.MEASURE TRAN Wid0 PARAM = 'lv2(xInv0.Mp1)' $ lv2 is the
.MEASURE TRAN Wid1 PARAM = 'lv2(xInv1.Mp1)' $ template for the
   $ channel width
   $'lv2(xInv1.Mp1)'
...  
```

the following results are produced in the listing file:

```
wid0 = 1.0000E-06
wid1 = 1.0000E-06
```

With the local parameter scoping option .OPTION PARHIER = LOCAL set, and the following statements

```
...  
xInv0 a y0 Inv  $ Xinv0.Mp1 width = 1u
xInv1 a y1 Inv DefPwid = 5u  $ Xinv1.Mp1 width = 1u:
.MEASURE TRAN Wid0 PARAM = 'lv2(xInv0.Mp1)'
 $ override the global .PARAM
.MEASURE TRAN Wid1 PARAM = 'lv2(xInv1.Mp1)'
...  
```

the following results are produced in the listing file:

```
wid0 = 2.0000E-06
wid1 = 5.0000E-06
```

**Predefined Analysis Function**

Star-Hspice has specialized analysis types, primarily Optimization and Monte Carlo, that require a method of controlling the analysis. The parameter definitions related with these analysis types are described in “Statistical Analysis and Optimization” on page 13-1.

**Measurement Parameters**

.MEASURE statements in Star-Hspice produce a type of parameter called a measurement parameter. In general, the rules for measurement parameters are
the same as the rules for standard parameters, with one exception: measurement parameters are not defined in a .PARAM statement, but are defined directly in a .MEASURE statement. The detailed syntax and usage of the .MEASURE statement is described in “Specifying User-Defined Analysis (.MEASURE)” on page 8-37.

### Multiply Parameter

The multiply parameter M is a special keyword common to all elements (except for voltage sources) and subcircuits. It multiplies the internal component values to give the effect of making parallel copies of the element or subcircuit. To simulate the effect of 32 output buffers switching simultaneously, only one subcircuit call needs to be placed, such as:

```
X1 in out buffer M = 32
```

Multiply works hierarchically. A subcircuit within a subcircuit is multiplied by the product of the multiply parameters at both levels.

**Figure 7-1: Multiply Parameters Simplify Flip-Flop Initialization**

![Diagram](image)

- **Unexpanded**
  - `X1 in out inv M = 2`
  - `mp out in vdd pch W = 10 L = 1 M = 4`
  - `mn out in vss nch W = 5 L = 1 M = 3`

- **Expanded**
  - `X1 in out inv M = 8`
  - `M = 6`
Using Algebraic Expressions

You can replace any parameter defined in the netlist by an algebraic expression with quoted strings. Then, these expressions may be used as output variables in the .PLOT, .PRINT, and .GRAPH statements. Using algebraic expressions can expand your options in the input netlist file. Some usages of algebraic expressions are:

- **Parameterization:**
  
  ```
  .PARAM x = 'y+3'
  ```

- **Functions:**
  
  ```
  .PARAM rho(leff,weff) = '2+*leff*weff-2u'
  ```

- **Algebra in elements:**
  
  ```
  R1 1 0 r = 'ABS(v(1)/i(m1))+10'
  ```

- **Algebra in .MEASURE statements:**
  
  ```
  .MEAS vmax MAX V(1)
  .MEAS imax MAX I(q2)
  .MEAS ivmax PARAM = 'vmax*imax'
  ```

- **Algebra in output statements:**
  
  ```
  .PRINT conductance = PAR('i(m1)/v(22)')
  ```

### Algebraic Expressions for Output

**Syntax**

```par('algebraic expression')```

In addition to using quotations, the expression must be defined inside the PAR( ) statement for output. The continuation character for quoted parameter strings is a double backslash, “\.” (Outside of quoted strings, the single backslash, “\”, is the continuation character.)

---

1. Star-Hspice uses double-precision numbers (15 digits) for expressions, user-defined parameters, and sweep variables. For better precision, use parameters instead of constants in algebraic expressions, since constants are only single-precision numbers (7 digits).
**Built-In Functions**

In addition to simple arithmetic operations (+, -, *, /), Star-Hspice provides a number of built-in functions that you can use in expressions. The Star-Hspice built-in functions are listed in Table 7-2.

Table 7-2: Star-Hspice Built-in Functions (*Sheet 1 of 5*)

<table>
<thead>
<tr>
<th>HSPICE Form</th>
<th>Function</th>
<th>Class</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>sin(x)</td>
<td>sine</td>
<td>trig</td>
<td>Returns the sine of x (radians)</td>
</tr>
<tr>
<td>cos(x)</td>
<td>cosine</td>
<td>trig</td>
<td>Returns the cosine of x (radians)</td>
</tr>
<tr>
<td>tan(x)</td>
<td>tangent</td>
<td>trig</td>
<td>Returns the tangent of x (radians)</td>
</tr>
<tr>
<td>asin(x)</td>
<td>arc sine</td>
<td>trig</td>
<td>Returns the inverse sine of x (radians)</td>
</tr>
<tr>
<td>acos(x)</td>
<td>arc cosine</td>
<td>trig</td>
<td>Returns the inverse cosine of x (radians)</td>
</tr>
<tr>
<td>atan(x)</td>
<td>arc tangent</td>
<td>trig</td>
<td>Returns the inverse tangent of x (radians)</td>
</tr>
<tr>
<td>sinh(x)</td>
<td>hyperbolic sine</td>
<td>trig</td>
<td>Returns the hyperbolic sine of x (radians)</td>
</tr>
<tr>
<td>cosh(x)</td>
<td>hyperbolic cosine</td>
<td>trig</td>
<td>Returns the hyperbolic cosine of x (radians)</td>
</tr>
<tr>
<td>tanh(x)</td>
<td>hyperbolic tangent</td>
<td>trig</td>
<td>Returns the hyperbolic tangent of x (radians)</td>
</tr>
<tr>
<td>abs(x)</td>
<td>absolute value</td>
<td>math</td>
<td>Returns the absolute value of x:</td>
</tr>
<tr>
<td>sqrt(x)</td>
<td>square root</td>
<td>math</td>
<td>Returns the square root of the absolute value of x: sqrt(-x) = - sqrt(</td>
</tr>
<tr>
<td>pow(x,y)</td>
<td>absolute power</td>
<td>math</td>
<td>Returns the value of x raised to the integer part of y: x^(integer part of y)</td>
</tr>
<tr>
<td>HSPICE Form</td>
<td>Function</td>
<td>Class</td>
<td>Description</td>
</tr>
<tr>
<td>-------------</td>
<td>----------</td>
<td>-------</td>
<td>-------------</td>
</tr>
<tr>
<td>pwr(x,y)</td>
<td>signed power</td>
<td>math</td>
<td>Returns the absolute value of x raised to the y power, with the sign of x: ((\text{sign of } x)</td>
</tr>
<tr>
<td>log(x)</td>
<td>natural logarithm</td>
<td>math</td>
<td>Returns the natural logarithm of the absolute value of x, with the sign of x: ((\text{sign of } x)\log(</td>
</tr>
<tr>
<td>log10(x)</td>
<td>base 10 logarithm</td>
<td>math</td>
<td>Returns the base 10 logarithm of the absolute value of x, with the sign of x: ((\text{sign of } x)\log_{10}(</td>
</tr>
<tr>
<td>exp(x)</td>
<td>exponential</td>
<td>math</td>
<td>Returns (e^x)</td>
</tr>
<tr>
<td>db(x)</td>
<td>decibels</td>
<td>math</td>
<td>Returns the base 10 logarithm of the absolute value of x, multiplied by 20, with the sign of x: ((\text{sign of } x)20\log_{10}(</td>
</tr>
<tr>
<td>int(x)</td>
<td>integer</td>
<td>math</td>
<td>Returns the integer portion of x. The fractional portion of the number is lost.</td>
</tr>
<tr>
<td>sgn(x)</td>
<td>return sign</td>
<td>math</td>
<td>Returns -1 if x is less than 0, 0 if x is equal to 0, and 1 if x is greater than 0</td>
</tr>
<tr>
<td>sign(x,y)</td>
<td>transfer sign</td>
<td>math</td>
<td>Returns the absolute value of x, with the sign of y: ((\text{sign of } y)</td>
</tr>
<tr>
<td>min(x,y)</td>
<td>smaller of two args</td>
<td>control</td>
<td>Returns the numeric minimum of x and y</td>
</tr>
<tr>
<td>max(x,y)</td>
<td>larger of two args</td>
<td>control</td>
<td>Returns the numeric maximum of x and y</td>
</tr>
<tr>
<td>lv(&lt;Element&gt;) or lx(&lt;Element&gt;)</td>
<td>element templates</td>
<td>various</td>
<td>Returns various element values during simulation. See “Element Template Output” in Chapter 7 for more information.</td>
</tr>
<tr>
<td>HSPICE Form</td>
<td>Function</td>
<td>Class</td>
<td>Description</td>
</tr>
<tr>
<td>-------------------</td>
<td>---------------------------</td>
<td>--------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>v(&lt;Node&gt;), i(&lt;Element&gt;)...</td>
<td>circuit output variables</td>
<td>various</td>
<td>Returns various circuit values during simulation. See “DC and Transient Output Variables” on page 8-21 for more information.</td>
</tr>
<tr>
<td>(cond) ? x : y</td>
<td>ternary operator</td>
<td></td>
<td>Returns x if cond is not zero. Otherwise, returns y.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Syntax:</strong> .para x=(condition) ?y:z</td>
</tr>
<tr>
<td>&lt;</td>
<td>relational operator (less than)</td>
<td></td>
<td>Returns 1 if the left operand is less than the right operand. Otherwise, returns 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Syntax:</strong> .para x=y&lt;z (y less than z)</td>
</tr>
<tr>
<td>&lt;=</td>
<td>relational operator (less than or equal)</td>
<td></td>
<td>Returns 1 if the left operand is less than or equal to the right operand. Otherwise, returns 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Syntax:</strong> .para x=y&lt;=z (y less than or equal to z)</td>
</tr>
<tr>
<td>&gt;</td>
<td>relational operator (greater than)</td>
<td></td>
<td>Returns 1 if the left operand is greater than the right operand. Otherwise, returns 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Syntax:</strong> .para x=y&gt;z (y greater than z)</td>
</tr>
</tbody>
</table>
### Table 7-2: Star-Hspice Built-in Functions (*Sheet 4 of 5*)

<table>
<thead>
<tr>
<th>HSPICE Form</th>
<th>Function</th>
<th>Class</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&gt;=</td>
<td>relational</td>
<td></td>
<td>Returns 1 if the left operand is greater than or equal to the right operand.</td>
</tr>
<tr>
<td></td>
<td>operator (greater than or equal)</td>
<td></td>
<td>Otherwise, returns 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Syntax:</strong> .para x=&lt;y&gt;=z (y greater than or equal to z)</td>
</tr>
<tr>
<td>==</td>
<td>equality</td>
<td></td>
<td>Returns 1 if the operands are equal.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Otherwise, returns 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Syntax:</strong> .para x=&lt;y&gt;=z (y equal to z)</td>
</tr>
<tr>
<td>!=</td>
<td>inequality</td>
<td></td>
<td>Returns 1 if the operands are not equal.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Otherwise, returns 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Syntax:</strong> .para x=&lt;y&gt;!=z (y not equal to z)</td>
</tr>
<tr>
<td>&amp;&amp;</td>
<td>Logical AND</td>
<td></td>
<td>Returns 1 if neither operand is zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Otherwise, returns 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Syntax:</strong> .para x=&lt;y&gt;&amp;&amp;z (y AND z)</td>
</tr>
</tbody>
</table>
Example

*parameters p1=4 p2=5 p3=6
r1 1 0 value=(p1 ? p2+1 : p3)

Star-Hspice reserves the variable names listed in Table 7-3 for use in elements such as E, G, R, C, and L. You cannot use them for any other purpose in your netlist (in .PARAM statements, for example).

Table 7-3: Star-Hspice Special Variables

<table>
<thead>
<tr>
<th>HSPICE Form</th>
<th>Function</th>
<th>Class</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>time</td>
<td>current simulation</td>
<td>control</td>
<td>Parameterizes the current simulation time during transient analysis.</td>
</tr>
<tr>
<td>temper</td>
<td>current circuit</td>
<td>control</td>
<td>Parameterizes the current simulation temperature during transient/temperature analysis.</td>
</tr>
<tr>
<td>hertz</td>
<td>current simulation</td>
<td>control</td>
<td>Parameterizes the frequency during AC analysis.</td>
</tr>
</tbody>
</table>
### User-Defined Functions

An expression can contain parameters that have not yet been defined. A function must have at least one argument, and not more than two. Functions can be redefined.

**Syntax**

\[
\text{fname1} (\text{arg1, arg2}) = \text{expr1} \ (\text{fname2} (\text{arg1, ...}) = \text{expr2}) \ \text{off}
\]

where:

- **fname**
  - Specifies function name. This parameter must be distinct from array names and built-in functions. Subsequently defined functions must have all their embedded functions previously defined.

- **arg1, arg2**
  - Specifies variables used in the expression.

- **off**
  - Voids all user-defined functions.

**Example**

\[
f(a,b) = \text{POW}(a,2) + a*b \quad g(d) = \text{SQRT}(d) \quad h(e) = e*f(1,2) - g(3)
\]
Parameter Scoping and Passing

Parameterized subcircuits provide a method of reducing the number of similar cells that must be created to provide enough functionality within your library. Star-Hspice allows you to pass circuit parameters into hierarchical designs, allowing you to configure a cell at runtime.

For example, if you parameterize the initial state of a latch in its subcircuit definition, then you can override this initial default in the instance call. Only one cell needs to be created to handle both initial state versions of the latch.

You also can parameterize a cell to reflect its layout. Parameterize a MOS inverter to simulate a range of inverter sizes with only one cell definition. In addition, you can perform Monte Carlo analysis or optimization on a parameterized cell.

The way you choose to handle hierarchical parameters depends on how you construct and analyze your cells. You can choose to construct a design in which information flows from the top of the design down into the lowest hierarchical levels. Centralizing the control at the top of the design hierarchy involves setting global parameters. You can also choose to construct a library of small cells that are individually controlled from within by setting local parameters, and build upwards to the block level.

This section describes the scope of Star-Hspice parameter names, and how Star-Hspice resolves naming conflicts between levels of hierarchy.

Library Integrity

Integrity is a fundamental requirement for any symbol library. Library integrity can be as simple as a consistent, intuitive name scheme, or as complex as libraries with built-in range checking.

You can risk poor library integrity when using libraries from different vendors in a single design. Because there is no standardization between vendors on what circuit parameters are named, it is possible that two components can include the same parameter name with different functions. Suppose that the first vendor builds a library that uses the name \textit{Tau} as a parameter to control one or more
subcircuits in their library. Now suppose that the second vendor uses \textit{Tau} to control a different aspect of their library. Setting a global parameter named \textit{Tau} to control one library also modifies the behavior of the second library, which might not be the intent.

When the \textit{scope} of a higher level parameter is \textit{global} to all subcircuits at lower levels of the design hierarchy, lower level parameter values are overridden by the values from higher level definitions if the names are the same. The scope of a lower level parameter is \textit{local} to the subcircuit in which the parameter is defined (but global to all subcircuits that are even lower in the design hierarchy). The local scoping rules in Star-Hspice solve the problem of lower level parameters being overridden by higher level parameters of the same name when that is not desired.

\section*{Reusing Cells}

Problems with parameter names also occur when different groups collaborate on a design. Because Star-Hspice global parameters prevail over local parameters, all designers are required to know the names of all parameters, even those used in sections of the design for which they are not responsible. This can lead to a large investment in standardized libraries. You can avoid this situation by using local parameter scoping that encapsulates all information about a section of a design within that section.

\section*{Creating Parameters in a Library}

To ensure that critical, user-supplied parameters are present in a Star-Hspice netlist at simulation time, Star-Hspice allows the use of “illegal defaults”—that is, defaults that cause the simulator to abort if there are no overrides for the defaults.

Library cells that include illegal defaults require that the user provide a value for each and every instance of those cells. Failure to do so causes the Star-Hspice simulation to abort.

An example is the use of a default MOSFET width of 0.0. This causes Star-Hspice to abort because this parameter is required by the Star-Hspice MOSFET models.
Consider the following examples:

**Example**

...  
* Subcircuit default definition
  .SUBCKT Inv A Y Wid = 0 $ Inherit illegal values by default  
    mpl <NodeList> <Model> L = 1u W = 'Wid*2'  
    mn1 <NodeList> <Model> L = 1u W = Wid  
  .ENDS  
* Invocation of symbols in a design  
  x1 A Y1 Inv $ Bad! No widths specified  
  x2 A Y2 Inv Wid = 1u $ Overrides illegal value for Wid  

This simulation would abort on subcircuit instance \( \text{\textit{x1}} \) because the required parameter \( \text{\textit{Wid}} \) is never set on the subcircuit instance line. Subcircuit \( \text{\textit{x2}} \) would simulate correctly. Additionally, the instances of the \( \text{\textit{Inv}} \) cell are subject to accidental interference because the global parameter \( \text{\textit{Wid}} \) is exposed outside the domain of the library. Anyone could have specified an alternative value for the parameter in another section of the library or the design, which could have prevented the simulation from catching the condition present on \( \text{\textit{x1}} \).

**Example**

Now consider the effect of a global parameter whose name conflicts with the library internal parameter \( \text{\textit{Wid}} \). Such a global parameter could be specified by the user or in a different library. In this example, the user of the library has specified a different meaning for the parameter \( \text{\textit{Wid}} \) to be used in the definition of an independent source.

  .Param Wid = 5u $ Default Pulse Width for source  
  v1 Pulsed 0 Pulse ( 0v 5v 0u 0.1u 0.1u Wid 10u )  
...  
* Subcircuit default definition  
  .SUBCKT Inv A Y Wid = 0 $ Inherit illegals by default  
    mpl <NodeList> <Model> L = 1u W = 'Wid*2'  
    mn1 <NodeList> <Model> L = 1u W = Wid  
  .ENDS  
* Invocation of symbols in a design  
  x1 A Y1 Inv $ Incorrect width!
Parameter Scoping and Passing

\[ x_2 \text{ A Y2 Inv } \text{Wid} = 1u \quad \text{\$ Incorrect! Both } x_1 \text{ and } x_2 \]
\[ \text{simulate with } mp1 = 10u \text{ and} \]
\[ mn1 = 5u \text{ instead of } 2u \text{ and } 1u. \]

Under global parameter scoping rules, the simulation succeeds, although incorrectly. There is no warning message that the inverter \( x_1 \) has no widths assigned, because the global parameter definition for \text{Wid} overrides the subcircuit default.

\textbf{Note:} Similarly, sweeping with different values of \text{Wid} dynamically changes both the \text{Wid} library internal parameter value and the pulse width value to the current sweep’s \text{Wid} value.

In global scoping, the highest level name prevails in name conflict resolution. In local scoping, the lowest level name is used.

The parameter inheritance method allows you to specify that local scoping rules be used. This feature can cause different results than you have obtained with Star-Hspice releases prior to 95.1 on existing circuits.

With local scoping rules, the Example 2 netlist correctly aborts in \( x_1 \) for \( W = 0 \) (default \text{Wid} = 0 in the \text{.SUBCKT} definition has higher precedence than the \text{.PARAM} statement), and results in the correct device sizes for \( x_2 \). This change might affect your simulation results if a circuit like the second one shown above is created intentionally or accidentally.

As an alternative to width testing in the Example 2 netlist, it is also possible to achieve a limited version of library integrity with the \text{.OPTION DEFW}. This option specifies the default width for all MOS devices during a simulation. Because part of the definition is still in the domain of the top-level circuit, this method still suffers from the possibility of making unwanted changes to library values without notification by the simulator.
Table 7-4 outlines and compares the three primary methods for configuring libraries to achieve required parameter checking in the case of default MOS transistor widths.

<table>
<thead>
<tr>
<th>Method</th>
<th>Parameter Location</th>
<th>Pros</th>
<th>Cons</th>
</tr>
</thead>
<tbody>
<tr>
<td>Local</td>
<td>On a .SUBCKT definition line</td>
<td>The library is protected from global circuit parameter definitions unless the user wishes to override. Single location for default values.</td>
<td>Cannot be used with releases of Star-Hspice prior to Release 95.1.</td>
</tr>
<tr>
<td>Global</td>
<td>At the global level and on .SUBCKT definition lines</td>
<td>Works with older Star-Hspice versions</td>
<td>The library can be changed by indiscrete user or other vendor assignment and by the intervening hierarchy. Cannot override a global value at a lower level.</td>
</tr>
<tr>
<td>Special</td>
<td>.OPTION DEFW statement</td>
<td>Simple to do</td>
<td>Third party libraries or other sections of the design might depend on the option DEFW.</td>
</tr>
</tbody>
</table>

**Parameter Defaults and Inheritance**

Use the .OPTION parameter PARHIER to specify scoping rules.

**Syntax**

```
.OPTION PARHIER = < GLOBAL | LOCAL >
```

The default setting is GLOBAL, which gives the same scoping rules that Star-Hspice used prior to Release 95.1.
Figure 7-2 shows a flat representation of a hierarchical circuit that contains three resistors.

Each of the three resistors gets its simulation time resistance from the parameter named Val. The Val parameter is defined in four places in the netlist, with three different values.

**Figure 7-2: Hierarchical Parameter Passing Problem**

There are two possible solutions for the total resistance of the chain: 0.3333 Ω and 0.5455 Ω.

The PARHIER option allows you to specify which parameter value prevails when parameters with the same name are defined at different levels of the design hierarchy.

Under global scoping rules, in the case of name conflicts, the top-level assignment .PARAM Val = 1 overrides the subcircuit defaults, and the total is 0.3333 Ω. Under local scoping rules, the lower level assignments prevail, and the total is 0.5455 Ω (one, two and three ohms in parallel).
The example shown in Figure 7-2 produces the results in Table 7-5, based on the setting of the local/global PARHIER option:

**Table 7-5: PARHIER = LOCAL vs. PARHIER = GLOBAL Results**

<table>
<thead>
<tr>
<th>Element</th>
<th>PARHIER = Local</th>
<th>PARHIER = Global</th>
</tr>
</thead>
<tbody>
<tr>
<td>r1</td>
<td>1.0</td>
<td>1.0</td>
</tr>
<tr>
<td>r2</td>
<td>2.0</td>
<td>1.0</td>
</tr>
<tr>
<td>r3</td>
<td>3.0</td>
<td>1.0</td>
</tr>
</tbody>
</table>

**Parameter Passing Problems**

Changes in scoping rules can cause different simulation results for designs created prior to Star-Hspice Release 95.1 from designs created after that release. Use the following checklist to determine if you will see simulation differences with the new default scoping rules. These checks are especially important if your netlists contain devices from multiple vendors’ libraries.

- Check your subcircuits for parameter defaults on the .SUBCKT or .MACRO line.
- Check your subcircuits for a .PARAM statement within a .SUBCKT definition.
- Check your circuits for global parameter definitions using the .PARAM statement.
- If any of the names from the first three checks are identical, then set up two Star-Hspice jobs, one with .OPTION PARHIER = GLOBAL and one with .OPTION PARHIER = LOCAL, and look for differences in your output.
Chapter 8
Specifying Simulation Output

Use output format statements and variables to display steady state, frequency, and time domain simulation results. These variables also permit you to use behavioral circuit analysis, modeling, and simulation techniques. Display electrical specifications such as rise time, slew rate, amplifier gain, and current density using the output format features.

This chapter discusses the following topics:

- Using Output Statements
- Displaying Simulation Results
- Selecting Simulation Output Parameters
- Specifying User-Defined Analysis (.MEASURE)
- Element Template Listings
**Using Output Statements**

**Output Commands**

Star-Hspice output statements are contained in the input netlist file and include .PRINT, .PLOT, .GRAPH, .PROBE, .MEASURE, and .DOUT. Each statement specifies the output variables and type of simulation result to be displayed—for example, .DC, .AC, or .TRAN. With the use of .OPTION POST, all output variables referenced in .PRINT, .PLOT, .GRAPH, .PROBE, .MEASURE, and .DOUT statements are put into the interface files for AvanWaves. AvanWaves allows high resolution, post simulation, and interactive display of waveforms.

<table>
<thead>
<tr>
<th>Output Statement</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>.PRINT</td>
<td>Prints numeric analysis results in the output listing file (and post-processor data if .OPTION POST is used).</td>
</tr>
<tr>
<td>.PLOT</td>
<td>Generates low-resolution (ASCII) plots in the output listing file (and post-processor data if .OPTION POST is used).</td>
</tr>
<tr>
<td>.GRAPH</td>
<td>Generates high-resolution plots for specific printing devices (HP LaserJet for example) or in PostScript format, intended for hard-copy outputs without a using a post-processor.</td>
</tr>
<tr>
<td>.PROBE</td>
<td>Outputs data to post-processor output files but not to the output listing (used with .OPTION PROBE to limit output).</td>
</tr>
<tr>
<td>.MEASURE</td>
<td>Prints to output listing file the results of specific user-defined analyses (and post-processor data if .OPTION POST is used).</td>
</tr>
<tr>
<td>.DOUT</td>
<td>Specifies the expected final state of an output signal.</td>
</tr>
</tbody>
</table>
.Measure Performance

If you specify a large number of .measure statements, Star-Hspice simulation can require a long time to run, on the order of several minutes to several hours. Overall simulation run time depends on the number of .measure statements to process for each iteration, and the number of iterations required to achieve convergence.

To reduce simulation run time, you should place similar variables together, when you list them in the .measure statement.

Examples

Example 1 - Original Case (Slower, due to repeated switching between the \textit{v1} and \textit{v2} variables):

```
.meas tran val1 AVG v(1) FROM=0ms TO=50ms
.meas tran val2 AVG v(2) FROM=0ms TO=50ms
.meas tran val3 AVG v(1) FROM=50ms TO=100ms
.meas tran val4 AVG v(2) FROM=50ms TO=100ms
```

Example 2 - Improved Case (Faster):

```
.meas tran val1 AVG v(1) FROM=0ms TO=50ms
.meas tran val3 AVG v(1) FROM=50ms TO=100ms
.meas tran val2 AVG v(2) FROM=0ms TO=50ms
.meas tran val4 AVG v(2) FROM=50ms TO=100ms
```

In the second example, all \textit{V(1)} variables are listed consecutively, followed by all \textit{v(2)} variables. In this second case, Star-Hspice applies all measurements to a single variable (\textit{v1}) at the same time. This reduces overall simulation run time, compared to switching back to the same variable repeatedly, when you do \textbf{not} sort the .measure list by variable name.

To help you automatically sort large numbers of .measure statements in this way, you can use the .option meassort statement.
Using Output Statements

Syntax

```plaintext
<option meassort=0 (the default; does not sort .measure statements)
.option meassort=1 (internally sorts .measure statements)
```

Set this option to 1 only if you use a large number of .measure statements, where it is important to list similar variables together, to reduce simulation run time. For a small number of .measure statements, turning on internal sorting might slow-down the simulation while sorting, compared to not sorting first.

Output Variables

The output format statements require special output variables to print or plot analysis results for nodal voltages and branch currents. There are five groups of output variables: DC and transient analysis, AC analysis, element template, .MEASURE statement, and parametric analysis.

**DC and transient analysis** displays individual nodal voltages, branch currents, and element power dissipation.

**AC analysis** displays imaginary and real components of a nodal voltage or branch current, as well as the phase of a nodal voltage or branch current. AC analysis results also print impedance parameters and input and output noise.

**Element template analysis** displays element-specific nodal voltages, branch currents, element parameters, and the derivatives of the element’s node voltage, current, or charge.

**The .MEASURE statement** variables are user-defined. They represent the electrical specifications measured in a .MEASURE statement analysis.

**Parametric analysis** variables are mathematically defined expressions operating on user-specified nodal voltages, branch currents, element template variables, or other parameters. You can perform behavioral analysis of simulation results using these variables. See “Using Algebraic Expressions” on page 7-8 for information about parameters in Star-Hspice.
Displaying Simulation Results

The following section describes the statements used to display simulation results for your specific requirements.

.PRINT Statement

The .PRINT statement specifies output variables for which values are printed.
- The maximum number of variables in a single .PRINT statement is 32. You can use additional .PRINT statements for more output variables.
- To simplify parsing of the output listings, a single “x” printed in the first column indicates the beginning of the .PRINT output data, and a single “y” in the first column indicates the end of the .PRINT output data.

Syntax

```
.PRINT antype ov1 <ov2 ... ov32>
```

- `antype` Specifies the type of analysis for outputs. Antype is one of the following types: DC, AC, TRAN, NOISE, or DISTO.
- `ov1` ... Specifies the output variables to print. These are voltage, current, or element template variables from a DC, AC, TRAN, NOISE, or DISTO analysis.

You can use the .option pwildc statement, to enable including wildcards in .PRINT statements:

```
.option pwildc=1
.PRINT TRAN V(9?t*u)
```

- The `?` wildcard matches any single character. For example, 9? matches 92, 9a, 9A, and 9%.
- The `*` wildcard matches any string of zero or more characters. For example, t*u matches tu, t2u, tbu, t&u, tofu, and too much for you.

This example prints out the results of a transient analysis, for the voltage at the matched node name.
**Statement Order**

Star-Hspice produces different .sw0 and .tr0 files based on the order of the .print and .dc statements. If no analysis type is given for a .print command, then the analysis type will match the last analysis command found in the netlist before the .print. See examples below.

**CASE 1**
```
.print v(din) i(mxn18)
.dc vdin 0 5.0 0.05
.tran 1ns 60ns
```

**CASE 2**
```
.dc vdin 0 5.0 0.05
.tran 1ns 60ns
.print v(din) i(mxn18)
```

**CASE 3**
```
.dc vdin 0 5.0 0.05
.print v(din) i(mxn18)
.tran 1ns 60ns
```

- If you are replacing the .print statement with
  ```
  .print TRAN v(din) i(mnx)
  ```
  then all 3 cases have identical .sw0 and .tr0 files.
- If you are replacing the .print statement with
  ```
  .print DC v(din) i(mnx)
  ```
  then the .sw0 and .tr0 files will be different.
Example

**.PRINT TRAN V(4) I(VIN) PAR(`V(OUT)/V(IN)')**

This example prints out the results of a transient analysis for the nodal voltage named 4 and the current through the voltage source named VIN. The ratio of the nodal voltage at node “OUT” and node “IN” is also printed.

**.PRINT AC VM(4,2) VR(7) VP(8,3) II(R1)**

VM(4,2) specifies that the AC magnitude of the voltage difference (or the difference of the voltage magnitudes, depending on the value of the ACOUT option) between nodes 4 and 2 is printed. VR(7) specifies that the real part of the AC voltage between nodes 7 and ground is printed. VP(8,3) specifies that the phase of the voltage difference between nodes 8 and 3 (or the difference of the phase of voltage at node 8 and voltage at node 3 depending on the value of ACOUT options) is printed. II(R1) specifies that the imaginary part of the current through R1 is printed.

**.PRINT AC ZIN YOUT(P) S11(DB) S12(M) Z11(R)**

The above example specifies that the magnitude of the input impedance, the phase of the output admittance, and several S and Z parameters are to be printed. This statement would accompany a network analysis using the .AC and .NET analysis statements.

**.PRINT DC V(2) I(VSRC) V(23,17) I1(R1) I1(M1)**

This example specifies that the DC analysis results are to be printed for several different nodal voltages and currents through the resistor named R1, the voltage source named VSRC, and the drain-to-source current of the MOSFET named M1.

**.PRINT NOISE INOISE**

In this example, the equivalent input noise is printed.

**.PRINT DISTO HD3 SIM2(DB)**

This example prints the magnitude of the third-order harmonic distortion and the decibel value of the intermodulation distortion sum through the load resistor specified in the .DISTO statement.
.PRINT AC INOISE ONOISE VM(OUT) HD3

In this statement, specifications of NOISE, DISTO, and AC output variables are included on the same .PRINT statement.

.PRINT pj1 = par('p(rd) +p(rs) ')

This statement prints the value of pj1 with the specified function.

Note: Star-Hspice ignores .PRINT statement references to nonexistent netlist part names and prints those names in a warning message.

.PLOT Statement

The .PLOT statement plots output values of one or more variables in a selected analysis. Each .PLOT statement defines the contents of one plot, which can have 1 to 32 output variables.

When no plot limits are specified, Star-Hspice automatically determines the minimum and maximum values of each output variable being plotted and scales each plot to fit common limits. To cause Star-Hspice to set limits for certain variables, set the plot limits to (0,0) for those variables.

To make Star-Hspice find plot limits for each plot individually, select .OPTION PLIM to create a different axis for each plot variable. The PLIM option is similar to the plot limit algorithm in SPICE2G.6. In the latter case, each plot can have limits different from any other plot. The overlap of two or more traces on a plot is indicated by a number from 2 through 9.

When more than one output variable appears on the same plot, the first variable specified is printed as well as plotted. If a printout of more than one variable is desired, include another .PLOT statement.

The number of .PLOT statements you can specify for each type of analysis is unlimited. Plot width is set by the option CO (columns out). For a CO setting of 80, a 50-column plot is produced. If CO is 132, a 100-column plot is produced.
**Syntax**

```
PLOT antype ov1 <(plo1,phi1)> ... <ov32>  
+ <(plo32,phi32)>
```

where:

- **antype** Type of analysis for the specified plots. Analysis types are: DC, AC, TRAN, NOISE, or DISTO.

- **ov1 ...** Output variables to plot. These are voltage, current, or element template variables from a DC, AC, TRAN, NOISE, or DISTO analysis. See the following sections for syntax.

- **plo1,phi1 ...** Lower and upper plot limits. Each output variable is plotted using the first set of plot limits following the output variable. Output variables following a plot limit should have a new plot limit. For example, to plot all output variables with the same scale, specify one set of plot limits at the end of the PLOT statement. Setting the plot limits to (0,0) causes Star-Hspice to set the plot limits.

**Example**

In the following example, PAR invokes the plot of the ratio of the collector current and the base current of the transistor Q1.

```
PLOT DC V(4) V(5) V(1) PAR(`I1(Q1)/I2(Q1)')
PLOT TRAN V(17,5) (2,5) I(VIN) V(17) (1,9)
PLOT AC VM(5) VM(31,24) VDB(5) VP(5) INOISE
```

The second of the two examples above uses the VDB output variable to plot the AC analysis results of the node named 5 in decibels. Also, NOISE results may be requested along with the other variables in the AC plot.

```
PLOT AC ZIN YOUT(P) S11(DB) S12(M) Z11(R)
PLOT DISTO HD2 HD3(R) SIM2
PLOT TRAN V(5,3) V(4) (0,5) V(7) (0,10)
PLOT DC V(1) V(2) (0,0) V(3) V(4) (0,5)
```
In the last example above, Star-Hspice sets the plot limits for V(1) and V(2), while 0 and 5 volts are specified as the plot limits for V(3) and V(4).

.PROBE Statement

The .PROBE statement saves output variables into the interface and graph data files. Star-Hspice usually saves all voltages and supply currents in addition to the output variables. Set .OPTION PROBE to save output variables only. Use the .PROBE statement to specify which quantities are to be printed in the output listing.

If you are only interested in the output data file and do not want tabular or plot data in your listing file, set .OPTION PROBE and use the .PROBE statement to specify which values you want saved in the output listing.

Syntax

.PROBE antype ov1 ... <ov32>

where:

antype

Type of analysis for the specified plots. Analysis types are: DC, AC, TRAN, NOISE, or DISTO.

ov1 ...

Output variables to be plotted. These are voltage, current, or element template variables from a DC, AC, TRAN, NOISE, or DISTO analysis. The limit for the number of output variables in a single .PROBE statement is 32. Additional .PROBE statements may be used to deal with more output variables.

Example

.PROBE DC V(4) V(5) V(1) beta = PAR(`I1(Q1)/I2(Q1)')
.GRAPH Statement

The .GRAPH statement allows high resolution plotting of simulation results. This statement is similar to the .PLOT statement with the addition of an optional model. When a model is specified, you can add or change graphing properties for the graph. The .GRAPH statement generates a .gr# graph data file and sends this file directly to the default high resolution graphical device (specified by PRTDEFAULT in the meta.cfg configuration file).

Each .GRAPH statement creates a new .gr# file, where # ranges first from 0 to 9, and then from a to z. The maximum number of graph files that can exist is 36. If more than 36 .GRAPH statements are used, the graph files are overwritten starting with the .gr0 file. To overcome this limitation, the option ALT999 or ALT9999 should be used to extend the number of digits allowed in the file name extension to .gr### or .gr#### (in this case # ranges from 0 to 9).

**Note:** The .GRAPH statement is not provided in the PC version of Star-Hspice.

Syntax

```
.GRAPH antype <MODEL = mname> <unam1 = > ov1,
+ <unam2 = >ov2, ... <unam32 = > ov32 (plo,phi)
```

where:

- `antype` Type of analysis for the specified plots. Analysis types are: DC, AC, TRAN, NOISE, or DISTO.
- `mname` Plot model name referenced by the .GRAPH statement. .GRAPH and its plot name allow high resolution plots to be made from Star-Hspice directly.
- `unam1...` User-defined output names, which correspond to output variables ov1...ov32 (unam1 to unam32 respectively), are used as labels instead of output variables for a high resolution graphic output.
Displaying Simulation Results

Specifying Simulation Output

.MODEL Statement for .GRAPH

This section describes the model statement for .GRAPH.

Syntax

```plaintext
.MODEL mname PLOT (pnam1 = val1 pnam2 = val2...)
```

- **mname**: Plot model name referenced by the .GRAPH statements
- **PLOT**: Keyword for a .GRAPH statement model
- **pnam1 = val1...**: Each .GRAPH statement model includes a variety of model parameters. If no model parameters are specified, Star-Hspice takes the default values of the model parameters described in the following table. Pnamn is one of the model parameters of a .GRAPH statement, and valn is the value of pnamn. Valn can be a number of parameter.

Example

```plaintext
.GRAPH DC cgb = lxl8(m1) cgd = lxl9(m1) cgs = lxl0(m1)

.GRAPH DC MODEL = plotbjt
+ model_ib = i2(q1) meas_ib = par(ib)
+ model_ic = i1(q1) meas_ic = par(ic)
+ model_beta = par('i1(q1)/i2(q1)')
+ meas_beta = par('par(ic)/par(ib)')(1e-10,1e-1)

.MODEL plotbjt PLOT MONO = 1 YSCAL = 2 XSCAL = 2 XMIN = 1e-8
+ XMAX = 1e-1
```

Output variables to be printed, 32 maximum. They can be voltage, current, or element template variables from a different type analysis. Algebraic expressions also are used as output variables, but they must be defined inside the PAR( ) statement.

Lower and upper plot limits. Set the plot limits only at the end of the .GRAPH statement.
## Model Parameters

<table>
<thead>
<tr>
<th>Name (Alias)</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FREQ</strong></td>
<td>0.0</td>
<td>Plots symbol frequency. Value 0 suppresses plot symbol generation; a value of n generates a plot symbol every n points.</td>
</tr>
<tr>
<td><strong>MONO</strong></td>
<td>0.0</td>
<td>Monotonic option. MONO = 1 automatically resets x-axis if any change in x direction.</td>
</tr>
<tr>
<td><strong>TIC</strong></td>
<td>0.0</td>
<td>Shows tick marks</td>
</tr>
<tr>
<td><strong>XGRID, YGRID</strong></td>
<td>0.0</td>
<td>Setting to 1.0 turns on the axis grid lines</td>
</tr>
<tr>
<td><strong>XMIN, XMAX</strong></td>
<td>0.0</td>
<td>If XMIN is not equal to XMAX, then XMIN and XMAX determines the x-axis plot limits. If XMIN equals XMAX, or if XMIN and XMAX are not set, then the limits are automatically set. These limits apply to the actual x-axis variable value regardless of the XSCAL type.</td>
</tr>
<tr>
<td><strong>XSCAL</strong></td>
<td>1.0</td>
<td>Scale for the x-axis. Two common axis scales are: Linear(LIN) (XSCAL = 1) Logarithm(LOG) (XSCAL = 2)</td>
</tr>
<tr>
<td><strong>YMIN, YMAX</strong></td>
<td>0.0</td>
<td>If YMIN is not equal to YMAX, then YMIN and YMAX determines the y-axis plot limits. The y-axis limits specified in the .GRAPH statement override YMIN and YMAX in the model. If limits are not specified then they are automatically set. These limits apply to the actual y-axis variable value regardless of the YSCAL type.</td>
</tr>
<tr>
<td><strong>YSCAL</strong></td>
<td>1.0</td>
<td>Scale for the y-axis. Two common axis scales are: Linear(LIN) (YSCAL = 1) Logarithm(LOG) (YSCAL = 2)</td>
</tr>
</tbody>
</table>
Print Control Options

.OPTION CO for Printout Width

The number of output variables printed on a single line of output is a function of the number of columns, set by the option CO. Typical values are CO = 80 for narrow printouts and CO = 132 for wide printouts. CO = 80 is the default. The maximum number of output variables allowed is 5 per 80-column output and 8 per 132-column output with twelve characters per column. Star-Hspice automatically creates additional print statements and tables for all output variables beyond the number specified by the CO option.

.WIDTH Statement

Syntax

.WIDTH OUT = {80 | 132}

where OUT is the output print width

Example

.WIDTH OUT = 132 $ SPICE compatible style
.OPTION CO = 132 $ preferred style

Permissible values for OUT are 80 and 132. OUT can also be set with option CO.

.OPTION ALT999 or ALT9999 for Output File Name Extension

The output files for postprocessor (from .OPTION POST) or .GRAPH statements have unique extensions .xx#, where xx is a 2-character text string to denote the output type (see “Specifying Simulation Output” on page 8-1 for more information), and # is an alphanumeric character that denotes the .ALTER number of the current simulation. This limits the total number of .ALTER statements in a netlist to 36 before the outputs begin overwriting the current files.

The options ALT999 and ALT9999 extend the output file name extension syntax to .xx### and .xx####, respectively, where # now represents a numerical character only. This syntax allows for 1000 and 10,000 .ALTERs in the input netlist while maintaining a unique file name for the output files.
.OPTION INGOLD for Printout Numerical Format

Variable values are printed in engineering notation by default:

\[
\begin{align*}
F &= 1e-15 & M &= 1e-3 \\
P &= 1e-12 & K &= 1e3 \\
N &= 1e-9 & X &= 1e6 \\
U &= 1e-6 & G &= 1e9
\end{align*}
\]

In contrast to the exponential format, the engineering notation provides two to three extra significant digits and aligns columns to facilitate comparison. To obtain output in exponential format, specify INGOLD = 1 or 2 with an .OPTION statement.

- **INGOLD = 0** (default) Engineering Format
  - 1.234K
  - 123M
- **INGOLD = 1** G Format (fixed and exponential)
  - 1.234e+03
  - .123
- **INGOLD = 2** E Format (exponential SPICE)
  - 1.234e+03
  - .123e-1

.OPTION POST for High Resolution Graphics

Use an .OPTION POST statement to use AvanWaves to display high resolution plots of simulation results on a graphics terminal or a high resolution laser printer. Use the .OPTION POST to provide output without specifying other parameters. POST has defaults that supply most parameters with usable data.

- POST = 0,1,BINARY Output format is binary
- POST = 2,ASCII Output format is ascii
.OPTION ACCT Summary of Job Statistics

A detailed accounting report is generated using the ACCT option, where:

- .OPTION ACCT Enables reporting
- .OPTION ACCT = 1 Is the same as ACCT with no argument (default)
- .OPTION ACCT = 2 Enables reporting plus matrix statistic reporting

Example

The following output appears at the end of the output listing.

```
****** job statistics summary tnom =  25.000 temp =  25.000
# nodes = 15 # elements = 29 # real*8 mem avail/used = 333333/ 13454
# diodes = 0 # bjts = 0 # jfets = 0 # mosfets = 24

analysis time # points tot. iter conv.iter
op point 0.24 1 11
transient 5.45 161 265 103
rev = 1
pass1 0.08
readin 0.12
errchk 0.05
setup 0.04
output 0.00
the following time statistics are already included in the analysis time
load 5.22
solver 0.16
# external nodes = 15 # internal nodes = 0
# branch currents = 5 total matrix size = 20
pivot based and non pivotting solution times
non pivotting: ---- decompose 0.08 solve 0.08
matrix size (109) = initial size (105) + fill (4)
words copied = 111124
total cpu time 6.02 seconds
job started at 11:54:11 21-sep92
job ended at 11:54:36 21-sep92
```
The definitions for the items in the previous listing follow:

- **# BJTS** Number of bipolar transistors in the circuit
- **# ELEMENTS** Total number of elements
- **# JFETS** Number of JFETs in the circuit
- **# MOSFETS** Number of MOSFETs in the circuit
- **# NODES** Total number of nodes
- **# POINTS** Number of transient points specified by the user on the .TRAN statement. JTRFLG is usually at least 50 unless the option DELMAX is set.

**CONV.ITER** Number of points that the simulator needed to take to preserve the accuracy specified by the tolerances

**DC** DC operating point analysis time and number of iterations required. The option ITL1 sets the maximum number of iterations.

**ERRCHK** Part of the input processing

**MEM +** Amount of workspace available and used for the simulation

**AVAILUSED** Measured in 64-bit (8-byte) words

**OUTPUT** Time required to process all prints and plots

**LOAD** Constructs the matrix equation

**SOLVER** Solves equations

**PASS1** Part of the input processing

**READIN** Specifies the input reader that takes the user data file and any additional library files, and generates an internal representation of the information

**REV** Number of times the simulator had to cut time (reversals). This is a measure of difficulty.
The ratio of TOT.ITER to CONV.ITER is the best measure of simulator efficiency. The theoretical ratio is 2:1. In this example the ratio was 2.57:1. SPICE generally has a ratio of 3:1 to 7:1.

In transient, the ratio of CONV.ITER to # POINTS is the measure of the number of points evaluated to the number of points printed. If this ratio is greater than about 4, the convergence and time step control tolerances might be too tight for the simulation.

Changing the File Descriptor Limit

A simulation that has a large number of .ALTER statements might fail due to the limit on the number of file descriptors. For example, for a Sun workstation, the default number of file descriptors is 64, and a design with more than 50 .ALTER statements is liable to fail with the following error message:

    error could not open output spool file /tmp/tmp.nnn
    a critical system resource is inaccessible or exhausted

To prevent this on a Sun workstation, enter the following operating system command before you start the simulation:

    limit descriptors 128

For platforms other than Sun workstations, see your system administrator for help with increasing the number of files you can open concurrently.
Subcircuit Output Printing

The following examples demonstrate how to print or plot voltages of nodes in subcircuit definitions using .PRINT, .PLOT, .PROBE or .GRAPH.

Note: .PROBE, .PLOT, or .GRAPH may be substituted for .PRINT in the following example.

Example 1

```
.GLOBAL vdd vss
X1 1 2 3 nor2
X2 3 4 5 nor2
.SUBCKT nor2 A B Y
  .PRINT v(B) v(N1) $ Print statement 1
  M1 N1 A vdd vdd pch w = 6u l = 0.8u
  M2 Y B N1 vdd pch w = 6u l = 0.8u
  M3 Y A vss vss nch w = 3u l = 0.8u
  M4 Y B vss vss nch w = 3u l = 0.8u
  .ENDS

Print statement 1 invokes a printout of the voltage on input node B and internal node N1 for every instance of the nor2 subcircuit.

  .PRINT v(1) v(X1.A) $ Print statement 2

The print statement above specifies two ways of printing the voltage on input A of instance X1.

  .PRINT v(3) v(X1.Y) v(X2.A) $ Print statement 3

This print statement specifies three different ways of printing the voltage at output Y of instance X1. (input A of instance X2).

  .PRINT i(X1.M1) $ Print statement 5
```
The print statement above prints out the drain-to-source current through MOSFET M1 in instance X1.

**Example 2**

```
X1 5 6 YYY
.SUBCKT YYY 15 16
X2 16 36 ZZZ
R1 15 25 1
R2 25 16 1
.ENDS
.SUBCKT ZZZ 16 36
C1 16 0 10P
R3 36 56 10K
C2 56 0 1P
.ENDS
.PRINT  V(X1.25) V(X1.X2.56) V(6)
```

The .PRINT statement voltages are:

- **V(X1.25)**: Local node to subcircuit definition YYY, called by subcircuit X1
- **V(X1.X2.56)**: Local node to subcircuit definition ZZZ, called by subcircuit X2, which was called by X1
- **V(6)**: Represents the voltage of node 16 in instance X1 of subcircuit YYY

This example prints analysis results for the voltage at node 56 within the subcircuits X2 and X1. The full path name X1.X2.56 specifies that node 56 is within subcircuit X2 that is within subcircuit X1.
Selecting Simulation Output Parameters

This section discusses how to define specific parameters so that the simulation provides the appropriate output. Define simulation parameters using the .OPTION and .MEASURE statements and specific variable element definitions.

DC and Transient Output Variables

Some types of output variables for DC and transient analyses are:

■ Voltage differences between specified nodes (or one specified node and ground)
■ Current output for an independent voltage source
■ Current output for any element
■ Element templates containing the values of user-input variables, state variables, element charges, capacitance currents, capacitances, and derivatives for the various types of devices

The codes that you can use to specify the element templates for output are summarized in “Print Control Options” on page 8-14.

Nodal Voltage

Syntax

\[ V(n_1<,n_2>) \]

\( n_1, n_2 \) Defines the nodes between which the voltage difference \((n_1-n_2)\) is to be printed or plotted. When \(n_2\) is omitted, the voltage difference between \(n_1\) and ground (node 0) is given.

Current: Voltage Sources

Syntax

\[ I(Vxxx) \]
where:

\[ V_{xxx} \] Voltage source element name. If an independent power supply is within a subcircuit, its current output is accessed by appending a dot and the subcircuit name to the element name, for example, \( I(X1.Vxxx) \).

**Example**

\[ .PLOT TRAN I(VIN) \]
\[ .PRINT DC I(X1.VSRC) \]
\[ .PLOT DC I(XSUB.XSUBSUB.VY) \]

**Current: Element Branches**

**Syntax**

\[ In \ (Wwww) \]

where:

\[ n \] Node position number in the element statement. For example, if the element contains four nodes, \( I3 \) denotes the branch current output for the third node; if \( n \) is not specified, the first node is assumed.

\[ Wwww \] Element name. If the element is within a subcircuit, its current output is accessed by appending a dot and the subcircuit name to the element name, for example, \( I3(X1.Wwww) \).

**Example**

\[ I1(R1) \]

This example specifies the current through the first node of resistor \( R1 \).

\[ I4(X1.M1) \]
The above example specifies the current through the fourth node (the substrate node) of the MOSFET M1, which is defined in subcircuit X1.

I2 (Q1)

The last example specifies the current through the second node (the base node) of the bipolar transistor Q1.

Define each branch circuit by a single element statement. Star-Hspice evaluates branch currents by inserting a zero-volt power supply in series with branch elements.

If Star-Hspice cannot interpret a .PRINT or .PLOT statement containing a branch current, a warning is generated.

Branch current direction for the elements in Figures 8-1 through 8-6 is defined in terms of arrow notation (current direction) and node position number (terminal type).

**Figure 8-1: Resistor (node1, node2)**

![Resistor Diagram](image1)

**Figure 8-2: Capacitor (node1, node2); Inductor (node 1, node2)**

![Capacitor-Inductor Diagram](image2)
Selecting Simulation Output Parameters

Figure 8-3: Diode (node1, node2)

- I1 (D1)
- I2 (D2)

node1 (anode, P-type, + node)
node2 (cathode, N-type, -node)

Figure 8-4: JFET (node1, node2, node3) - n-channel

- node2 (gate node)
- I2 (J1)
- node1 (drain node)
- I1 (J1)
- node3 (source node)
- I3 (J1)

Figure 8-5: BJT (node1, node2, node3, node4) - npn

- node1 (drain node)
- I1 (M1)
- node2 (gate node)
- I2 (M1)
- node3 (source node)
- I3 (M1)
- node4 (substrate node)
- I4 (M1)
For power calculations, Star-Hspice computes dissipated or stored power in each passive element (R, L, C), and source (V, I, G, E, F, and H) by multiplying the voltage across an element and its corresponding branch current. However, for semiconductor devices, Star-Hspice calculates only the dissipated power. The power stored in the device junction or parasitic capacitances is excluded from the device power computation. Equations for calculating the power dissipated in different types of devices are shown in the following sections.

Star-Hspice also computes the total power dissipated in the circuit, which is the sum of the power dissipated in the devices, resistors, independent current sources, and all the dependent sources. For hierarchical designs, Star-Hspice computes the power dissipation for each subcircuit as well.

**Note:** For the total power (dissipated power + stored power), it is possible to add up the power of each independent source (voltage and current sources).

**Print or Plot Power**

Output the instantaneous element power and the total power dissipation using a .PRINT or .PLOT statement.

**Syntax**

```
.PRINT <DC | TRAN> P(element_or_subcircuit_name)POWER
```
Power calculation is associated only with transient and DC sweep analyses. The .MEASURE statement can be used to compute the average, rms, minimum, maximum, and peak-to-peak value of the power. The POWER keyword invokes the total power dissipation output.

**Example**

```
.PRINT TRAN P(M1)     P(VIN)     P(CLOAD)    POWER
.PRINT TRAN P(Q1)     P(DIO)     P(J10)      POWER
.PRINT TRAN POWER     $ Total transient analysis power * dissipation
.PLOT DC POWER        P(IIN)     P(RLOAD)    P(R1)
.PLOT DC POWER        P(V1)      P(RLOAD)    P(VS)
.PRINT TRAN P(Xf1)    P(Xf1.Xh1)
```

**Diode Power Dissipation**

\[
P_d = \frac{V_{pp'}}{2} (I_{do} + I_{cap}) + \frac{V_{p'n}}{2} \cdot I_{do}
\]

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pd</td>
<td>Power dissipated in diode</td>
</tr>
<tr>
<td>Ido</td>
<td>DC component of the diode current</td>
</tr>
<tr>
<td>Icap</td>
<td>Capacitive component of the diode current</td>
</tr>
<tr>
<td>Vp'n</td>
<td>Voltage across the junction</td>
</tr>
<tr>
<td>Vpp'</td>
<td>Voltage across the series resistance RS</td>
</tr>
</tbody>
</table>

**BJT Power Dissipation**

**Vertical**

\[
P_d = V_{ce'} \cdot I_{co} + V_{be'} \cdot I_{bo} + V_{cc'} \cdot I_{ctot} + V_{ee'} \cdot I_{etot} + V_{sc'} \cdot I_{sco} - V_{cc'} \cdot I_{stot}
\]
**Lateral**

\[ P_d = V_{c'e'} \cdot I_{co} + V_{b'e'} \cdot I_{bo} + V_{cc'} \cdot I_{ctot} + V_{bb'} \cdot I_{btot} + V_{ee'} \cdot I_{etot} + V_{sb'} \cdot I_{so} - V_{bb'} \cdot I_{stot} \]

- *Ibo*: DC component of the base current
- *Ico*: DC component of the collector current
- *Iso*: DC component of the substrate current
- *Pd*: Power dissipated in BJT
- *Ibtot*: Total base current (excluding the substrate current)
- *Ictot*: Total collector current (excluding the substrate current)
- *Ietot*: Total emitter current
- *Istot*: Total substrate current
- *Vb'e'*: Voltage across the base-emitter junction
- *Vbb'*: Voltage across the series base resistance RB
- *Vc'e'*: Voltage across the collector-emitter terminals
- *Vcc'*: Voltage across the series collector resistance RC
- *Vee'*: Voltage across the series emitter resistance RE
- *Vsb'*: Voltage across the substrate-base junction
- *Vsc'*: Voltage across the substrate-collector junction

**JFET Power Dissipation**

\[ P_d = V_{d's'} \cdot I_{do} + V_{gd'} \cdot I_{gdo} + V_{gs'} \cdot I_{gso} + V_{s's'} \cdot (I_{do} + I_{gso} + I_{cgs}) + V_{dd'} \cdot (I_{do} - I_{gdo} - I_{cgd}) \]
Selecting Simulation Output Parameters

MOSFET Power Dissipation

\[ P_d = V_{d's'} \cdot I_{do} + V_{bd'} \cdot I_{bdo} + V_{bs'} \cdot I_{bso} + \]
\[ V_{s's'} \cdot (I_{do} + I_{bso} + I_{cbs} + I_{cgs}) + V_{dd'} \cdot (I_{do} - I_{bdo} - I_{cbd} - I_{cgd}) \]

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Icgd</td>
<td>Capacitive component of the gate-drain junction current</td>
</tr>
<tr>
<td>Icgs</td>
<td>Capacitive component of the gate-source junction current</td>
</tr>
<tr>
<td>Ido</td>
<td>DC component of the drain current</td>
</tr>
<tr>
<td>Igdo</td>
<td>DC component of the gate-drain junction current</td>
</tr>
<tr>
<td>Igso</td>
<td>DC component of the gate-source junction current</td>
</tr>
<tr>
<td>Pd</td>
<td>Power dissipated in JFET</td>
</tr>
<tr>
<td>Vd's'</td>
<td>Voltage across the internal drain-source terminals</td>
</tr>
<tr>
<td>Vdd'</td>
<td>Voltage across the series drain resistance RD</td>
</tr>
<tr>
<td>Vgd'</td>
<td>Voltage across the gate-drain junction</td>
</tr>
<tr>
<td>Vgs'</td>
<td>Voltage across the gate-source junction</td>
</tr>
<tr>
<td>Vs's</td>
<td>Voltage across the series source resistance RS</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ibdo</td>
<td>DC component of the bulk-drain junction current</td>
</tr>
<tr>
<td>Ibso</td>
<td>DC component of the bulk-source junction current</td>
</tr>
<tr>
<td>Icbd</td>
<td>Capacitive component of the bulk-drain junction current</td>
</tr>
<tr>
<td>Icbs</td>
<td>Capacitive component of the bulk-source junction current</td>
</tr>
<tr>
<td>Icgd</td>
<td>Capacitive component of the gate-drain current</td>
</tr>
</tbody>
</table>
AC Analysis Output Variables

Output variables for AC analysis include:

- Voltage differences between specified nodes (or one specified node and ground)
- Current output for an independent voltage source
- Element branch current
- Impedance (Z), admittance (Y), hybrid (H), and scattering (S) parameters
- Input and output impedance and admittance

AC output variable types are listed in Table 8-1. The type symbol is appended to the variable symbol to form the output variable name. For example, VI is the imaginary part of the voltage, or IM is the magnitude of the current.

<table>
<thead>
<tr>
<th>Type Symbol</th>
<th>Variable Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>DB</td>
<td>decibel</td>
</tr>
<tr>
<td>I</td>
<td>imaginary part</td>
</tr>
<tr>
<td>M</td>
<td>magnitude</td>
</tr>
</tbody>
</table>
Specify real or imaginary parts, magnitude, phase, decibels, and group delay for voltages and currents.

**Nodal Voltage**

**Syntax**

\[ \texttt{Vx \ (<n1>, <n2>)} \]

where:

- \( x \) Specifies the voltage output type (see Table 8-1)
- \( <n1>, <n2> \) Specifies node names. If \( <n2> \) is omitted, ground (node 0) is assumed.

**Example**

\[ \texttt{.PLOT AC VM(5) VDB(5) VP(5)} \]

The above example plots the magnitude of the AC voltage of node 5 using the output variable VM. The voltage at node 5 is plotted with the VDB output variable. The phase of the nodal voltage at node 5 is plotted with the VP output variable.

Since an AC analysis produces complex results, the values of real or imaginary parts of complex voltages of AC analysis and their magnitude, phase, decibel, and group delay values are calculated using either the SPICE or Star-Hspice method and the control option ACOUT. The default for Star-Hspice is ACOUT = 1. To use the SPICE method, set ACOUT = 0.

### Table 8-1: AC Output Variable Types

<table>
<thead>
<tr>
<th>Type Symbol</th>
<th>Variable Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>P</td>
<td>phase</td>
</tr>
<tr>
<td>R</td>
<td>real part</td>
</tr>
<tr>
<td>T</td>
<td>group delay</td>
</tr>
</tbody>
</table>

Specify real or imaginary parts, magnitude, phase, decibels, and group delay for voltages and currents.
The SPICE method is typically used to calculate the nodal vector difference in comparing adjacent nodes in a circuit. It is used to find phase or magnitude across a capacitor, inductor, or semiconductor device.

Use the Star-Hspice method to calculate an inter-stage gain in a circuit (such as an amplifier circuit) and to compare its gain, phase, and magnitude.

The following example defines the AC analysis output variables for the Star-Hspice method and then for the SPICE method.

**Example**

**Star-Hspice Method (ACOUT = 1, Default)**

Real and imaginary:

\[
VR(N1,N2) = \text{REAL} [V(N1,0)] - \text{REAL} [V(N2,0)] \\
VI(N1,N2) = \text{IMAG} [V(N1,0)] - \text{IMAG} [V(N2,0)]
\]

Magnitude:

\[
VM(N1,0) = [VR(N1,0)^2 + VI(N1,0)^2]^{0.5} \\
VM(N2,0) = [VR(N2,0)^2 + VI(N2,0)^2]^{0.5} \\
VM(N1,N2) = VM(N1,0) - VM(N2,0)
\]

Phase:

\[
VP(N1,0) = \text{ARCTAN}[VI(N1,0)/VR(N1,0)] \\
VP(N2,0) = \text{ARCTAN}[VI(N2,0)/VR(N2,0)] \\
VP(N1,N2) = VP(N1,0) - VP(N2,0)
\]

Decibel:

\[
VDB(N1,N2) = 20 \cdot \text{LOG10} (VM(N1,0)/VM(N2,0))
\]

**SPICE Method (ACOUT = 0)**

Real and imaginary:

\[
VR(N1,N2) = \text{REAL} [V(N1,0) - V(N2,0)] \\
VI(N1,N2) = \text{IMAG} [V(N1,0) - V(N2,0)]
\]

Magnitude:

\[
VM(N1,N2) = [VR(N1,N2)^2 + VI(N1,N2)^2]^{0.5}
\]
Phase:
\[ VP(N1,N2) = \text{ARCTAN}\left(\frac{VI(N1,N2)}{VR(N1,N2)}\right) \]

Decibel:
\[ VDB(N1,N2) = 20 \cdot \text{LOG10}\left(\text{VM}(N1,N2)\right) \]

**Current: Independent Voltage Sources**

**Syntax**
\[ I_z (Vxxx) \]

*where:*
- \( z \) Current output type (see Table 8-1)
- \( Vxxx \) Voltage source element name. If an independent power supply is within a subcircuit, its current output is accessed by appending a dot and the subcircuit name to the element name, for example, IM(X1.Vxxx).

**Example**
```plaintext
.PLOT AC IR(V1) IM(VN2B) IP(X1.X2.VSRC)
```

**Current: Element Branches**

**Syntax**
\[ I_{zn} (Wwww) \]

*where:*
- \( z \) Current output type (see Table 8-1)
- \( n \) Node position number in the element statement. For example, if the element contains four nodes, IM3 denotes the magnitude of the branch current output for the third node.
Example

\[ .PRINT \text{AC } \text{IP1}(Q5) \text{ IM1}(Q5) \text{ IDB4}(X1.M1) \]

If the form In(Xxxx) is used for AC analysis output, the magnitude IMn(Xxxx) is the value printed.

**Group Time Delay**

The group time delay, TD, is associated with AC analysis and is defined as the negative derivative of phase, in radians, with respect to radian frequency. In Star-Hspice, the difference method is used to compute TD, as follows

\[ TD = \frac{1}{360} \cdot \frac{(\text{phase2} - \text{phase1})}{(f2 - f1)} \]

where phase1 and phase2 are the phases, in degrees, of the specified signal at the frequencies f1 and f2, in Hertz.

**Syntax**

\[ .PRINT \text{AC } \text{VT}(10) \text{ VT}(2,25) \text{ IT(RL)} \]

\[ .\text{PLOT AC } \text{IT1}(Q1) \text{ IT3(M15) IT(D1)} \]

*Note: Since there is discontinuity in phase each 360°, the same discontinuity is seen in TD, even though TD is continuous.*

Example

INTEG.SP ACTIVE INTEGRATOR

****** INPUT LISTING

******

<table>
<thead>
<tr>
<th>Element</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>V1</td>
<td>1 0 .5 AC 1</td>
</tr>
<tr>
<td>R1</td>
<td>1 2 2K</td>
</tr>
</tbody>
</table>

Selecting Simulation Output Parameters

Specifying Simulation Output

Network

Syntax

Xij (z), ZIN(z), ZOUT(z), YIN(z), YOUT(z)

where:

X

Specifies Z for impedance, Y for admittance, H for hybrid, or S for scattering parameters

ij

i and j can be 1 or 2. They identify which matrix parameter is printed.

z

Output type (see Table 8-1). If z is omitted, the magnitude of the output variable is printed.

ZIN

Input impedance. For a one-port network ZIN, Z11, and H11 are the same.

ZOUT

Output impedance

YIN

Input admittance. For a one-port network, YIN and Y11 are the same.

YOUT

Output admittance

Example

.PRINT AC Z11 (R) Z12 (R) Y21 (I) Y22 S11 S11 (DB)
.PRINT AC ZIN (R) ZIN (I) YOUT (M) YOUT (P) H11 (M)
.PLOT AC S22 (M) S22 (P) S21 (R) H21 (P) H12 (R)
Noise and Distortion

This section describes the variables used for noise and distortion analysis.

Syntax

\[ \text{ovar} \ < (z) > \]

where:

- **ovar**: Noise and distortion analysis parameter. It can be either ONOISE (output noise), or INOISE (equivalent input noise) or any of the distortion analysis parameters (HD2, HD3, SIM2, DIM2, DIM3).
- **z**: Output type (only for distortion). If z is omitted, the magnitude of the output variable is output.

Example

```
.PRINT DISTO HD2 (M) HD2 (DB)
```

Prints the magnitude and decibel values of the second harmonic distortion component through the load resistor specified in the .DISTO statement (not shown).
```
.PLOT NOISE INOISE ONOISE
```

**Note:** The noise and distortion output variable may be specified along with other AC output variables in the .PRINT AC or .PLOT AC statements.

Element Template Output

Element templates are used in .PRINT, .PLOT, .PROBE, and .GRAPH statements for output of user-input parameters, state variables, stored charges, capacitor currents, capacitances, and derivatives of variables. The Star-Hspice element templates are listed at the end of this chapter.
Syntax

Elname:Property

- **Elname**
  - Name of the element

- **Property**
  - Property name of an element, such as a user-input parameter, state variable, stored charge, capacitance current, capacitance, or derivative of a variable

The alias is:

LVnn(Elname)

or

LXnn(Elname)

- **LV**
  - Form to obtain output of user-input parameters, and state variables

- **LX**
  - Form to obtain output of stored charges, capacitor currents, capacitances, and derivatives of variables

- **nn**
  - Code number for the desired parameter, given in the tables in this section

- **Elname**
  - Name of the element

Example

```plaintext
.PLOT TRAN V(1,12) I(X2.VSIN) I2(Q3) DI01:GD
```
Specifying User-Defined Analysis (.MEASURE)

Use the .MEASURE statement to modify information and define the results of successive simulations.

The .MEASURE statement prints user-defined electrical specifications of a circuit and is used extensively in optimization. The specifications include propagation, delay, rise time, fall time, peak-to-peak voltage, minimum and maximum voltage over a specified period, and a number of other user-defined variables. With either the error function or GOAL parameter, .MEASURE is also used extensively for optimization of circuit component values and curve fitting measured data to model parameters.

Measurement results are computed based on postprocessing output. Using the INTERP option to reduce the size of postprocessing output may lead to interpolation error in measurement results. See “Input and Output” on page 9-54 for more information on the INTERP option.

The .MEASURE statement has several different formats, depending on the application. You can use it for either DC sweep, AC, or transient analysis.

Fundamental measurement modes are:

- Rise, fall, and delay
- Find-when
- Equation evaluation
- Average, RMS, min, max, and peak-to-peak
- Integral evaluation
- Derivative evaluation
- Relative error

When a .MEASURE statement fails to execute, Star-Hspice writes 0.0e0 in the .mt# file as the .MEASURE result, and writes “FAILED” in the output listing file. Use the MEASFAIL option to write out results to the .mt#, .ms#, or .ma# files. See “Input and Output” on page 9-54 for additional information on the MEASFAIL option.
The user can also control the output variables which are listed in the .measure statement by using the .putmeas option. See “Input and Output Options” on page 9-50 for additional information.

Measure Parameter Types

Measurement parameter results produced by .PARAM statements in .SUBCKT blocks cannot be used outside the subcircuit. That means measurement parameters defined in .SUBCKT statements cannot be passed as bottom-up parameters in hierarchical designs.

Measurement parameter names cannot conflict with standard parameter names. Star-Hspice issues an error message if it encounters a measurement parameter with the same name as a standard parameter definition.

To prevent parameter values given in .MEASURE statements from overwriting parameter assignments in other statements, Star-Hspice keeps track of parameter types. If the same parameter name is used in both a .MEASURE statement and a .PARAM statement at the same hierarchical level, Star-Hspice terminates with an error. No error occurs if the parameter assignments are at different hierarchical levels. PRINT statements that occur at different levels do not print hierarchical information for the parameter name headings.

The following example illustrates how Star-Hspice handles .MEASURE statement parameters.

```
... .MEASURE tran length TRIG v(clk) VAL = 1.4 TD = 11ns RISE = 1 + TARGv(neq) VAL = 1.4 TD = 11ns RISE = 1 .SUBCKT path out in width = 0.9u length = 600u + rm1 in m1 m2mg w = 'width' l = 'length/6' ...
```

In the above listing, the ‘length’ in the resistor statement

```
rml in m1 m2mg w = 'width' l = 'length/6'
```

does not inherit its value from the length in the .MEASURE statement

```
.MEASURE tran length ...
```

since they are of different types. The correct value of l in rm1 should be
\[ l = \text{length}/6 = 100\mu \]

instead of a value derived from the measured value in transient analysis.

**.MEASURE Statement: Rise, Fall, and Delay**

This format is used to measure independent-variable (time, frequency, or any parameter or temperature) differential measurements such as rise time, fall time, slew rate, and any measurement that requires the determination of independent variable values. The format specifies substatements TRIG and TARG. These two statements specify the beginning and ending of a voltage or current amplitude measurement.

The rise, fall, and delay measurement mode computes the time, voltage, or frequency between a trigger value and a target value. Examples for transient analysis include rise/fall time, propagation delay, and slew rate measurement. Applications for AC analysis are the measurement of the bandwidth of an amplifier or the frequency at which a certain gain is achieved.

**Syntax**

```
.MEASURE <DC|AC|TRAN> result TRIG ... TARG ...
+ <GOAL = val> <MINVAL = val> <WEIGHT = val>
```

where:

- **MEASURE** Specifies measurements. You can abbreviate to MEAS.
- **result** Name that is associated with the measured value in the Star-Hspice output. The item measured is the independent variable beginning at the trigger and ending at the target: for transient analysis it is time; for AC analysis it is frequency; for DC analysis it is the DC sweep variable. If the target is reached before the trigger is activated, the resulting value is negative.

**Note:** The terms “DC”, “TRAN”, and “AC” are illegal for result name.
**TRIG**, **TARGET**

Identifies the beginning of trigger and target specifications, respectively.

**<DC|AC|TRAN>**

Specifies the analysis type of the measurement. If omitted, the last analysis mode requested is assumed.

**GOAL**

Specifies the desired measure value in optimization. The error is calculated by

$$\text{ERRfun} = \frac{(\text{GOAL} - \text{result})}{\text{GOAL}}$$

**MINVAL**

If the absolute value of GOAL is less than MINVAL, the GOAL value is replaced by MINVAL in the denominator of the ERRfun expression. Default = 1.0e-12.

**WEIGHT**

The calculated error is multiplied by the weight value. Used in optimization. Default = 1.0.

### Trigger

```
TRIG trig_var VAL = trig_val <TD = time_delay> <CROSS = c> + <RISE = r> <FALL = f>
```

or

```
TRIG AT = val
```

### Target

```
TARGET targ_var VAL = targ_val <TD = time_delay> + <CROSS = c | LAST> <RISE = r | LAST> <FALL = f | LAST>
```

where:

**TRIG**

Indicates the beginning of the trigger specification

**trig_val**

Value of **trig_var** at which the counter for crossing, rises, or falls is incremented by one

**trig_var**

Specifies the name of the output variable, which determines the logical beginning of measurement. If the target is reached before the trigger is activated, .MEASURE reports a negative value.
**TARG**

Indicates the beginning of the target signal specification

**targ_val**

Specifies the value of the *targ_var* at which the counter for crossing, rises, or falls is incremented by one

**targ_var**

Name of the output variable whose propagation delay is determined with respect to the *trig_var*

**time_delay**

Amount of simulation time that must elapse before the measurement is enabled. The number of crossings, rises, or falls is counted only after *time_delay* value. The default trigger delay is zero.

**CROSS = c**

The numbers indicate which occurrence of a CROSS, FALL, or RISE event causes a measurement to be performed. For RISE = r, the WHEN condition is met and measurement is performed when the designated signal has risen *r* rise times. For FALL = f, measurement is performed when the designated signal has fallen *f* fall times. A crossing is either a rise or a fall, so for CROSS = c, measurement is performed when the designated signal has achieved a total of *c* crossing times, as a result of either rising or falling. For TARG, the last event is specified with the LAST keyword.
Specifying User-Defined Analysis (.MEASURE)

Example

 Example

滞后

Measurement is performed when the last CROSS, FALL, or RISE event occurs. For CROSS = LAST, measurement is performed the last time the WHEN condition is true for either a rising or falling signal. For FALL = LAST, measurement is performed the last time the WHEN condition is true for a falling signal. For RISE = LAST, measurement is performed the last time the WHEN condition is true for a rising signal. LAST is a reserved word and cannot be chosen as a parameter name in the above .MEASURE statements.

$AT = val$

Special case for trigger specification. The “val” is the time for TRAN analysis, the frequency for AC analysis, or the parameter for DC analysis, at which measurement is to start.

LAST

Measurement is performed when the last CROSS, FALL, or RISE event occurs. For CROSS = LAST, measurement is performed the last time the WHEN condition is true for either a rising or falling signal. For FALL = LAST, measurement is performed the last time the WHEN condition is true for a falling signal. For RISE = LAST, measurement is performed the last time the WHEN condition is true for a rising signal. LAST is a reserved word and cannot be chosen as a parameter name in the above .MEASURE statements.

$AT = val$

Special case for trigger specification. The “val” is the time for TRAN analysis, the frequency for AC analysis, or the parameter for DC analysis, at which measurement is to start.

Example

 Example

滞后

Measurement is performed when the last CROSS, FALL, or RISE event occurs. For CROSS = LAST, measurement is performed the last time the WHEN condition is true for either a rising or falling signal. For FALL = LAST, measurement is performed the last time the WHEN condition is true for a falling signal. For RISE = LAST, measurement is performed the last time the WHEN condition is true for a rising signal. LAST is a reserved word and cannot be chosen as a parameter name in the above .MEASURE statements.

$AT = val$

Special case for trigger specification. The “val” is the time for TRAN analysis, the frequency for AC analysis, or the parameter for DC analysis, at which measurement is to start.

Example

 Example

滞后

Measurement is performed when the last CROSS, FALL, or RISE event occurs. For CROSS = LAST, measurement is performed the last time the WHEN condition is true for either a rising or falling signal. For FALL = LAST, measurement is performed the last time the WHEN condition is true for a falling signal. For RISE = LAST, measurement is performed the last time the WHEN condition is true for a rising signal. LAST is a reserved word and cannot be chosen as a parameter name in the above .MEASURE statements.

$AT = val$

Special case for trigger specification. The “val” is the time for TRAN analysis, the frequency for AC analysis, or the parameter for DC analysis, at which measurement is to start.

Example

 Example

滞后

Measurement is performed when the last CROSS, FALL, or RISE event occurs. For CROSS = LAST, measurement is performed the last time the WHEN condition is true for either a rising or falling signal. For FALL = LAST, measurement is performed the last time the WHEN condition is true for a falling signal. For RISE = LAST, measurement is performed the last time the WHEN condition is true for a rising signal. LAST is a reserved word and cannot be chosen as a parameter name in the above .MEASURE statements.

$AT = val$

Special case for trigger specification. The “val” is the time for TRAN analysis, the frequency for AC analysis, or the parameter for DC analysis, at which measurement is to start.
Note: If the .TRAN statement is used in conjunction with a .MEASURE statement, using a nonzero START time in the .TRAN statement can result in incorrect .MEASURE results. Do not use nonzero START times in .TRAN statements when .MEASURE is also being used.

FIND and WHEN Functions

The FIND and WHEN functions allow any independent variables (time, frequency, parameter), any dependent variables (voltage or current, for example), or the derivative of any dependent variables to be measured when some specific event occurs. These measure statements are useful in unity gain frequency or phase measurements, as well as for measuring the time, frequency, or any parameter value when two signals cross each other, or when a signal crosses a constant value. The measurement starts after a specified time delay, TD. It is possible to find a specific event by setting RISE, FALL, or CROSS to a value (or parameter) or LAST for last event. LAST is a reserved word and cannot be chosen as a parameter name in the above measure statements. See “Displaying Simulation Results” on page 8-5 for the definitions of parameters on measure statement.

Syntax

```
.MEASURE <DC|TRAN|AC> result WHEN out_var = val <TD = val>
+ <RISE = r | LAST > <FALL = f | LAST > <CROSS = c | LAST >
+ <GOAL = val> <MINVAL = val> <WEIGHT = val>
```

or

```
.MEASURE <DC|TRAN|AC> result WHEN out_var1 = out_var2 <TD = val>
+ <RISE = r | LAST > <FALL = f | LAST > <CROSS = c | LAST >
+ <GOAL = val> <MINVAL = val> <WEIGHT = val>
```

or

```
.MEASURE <DC|TRAN|AC> result FIND out_var1 WHEN out_var2 = val <TD = val>
+ <RISE = r | LAST > <FALL = f | LAST >
+ <CROSS = c | LAST > <GOAL = val> <MINVAL = val> <WEIGHT = val>
```

or
.MEASURE <DC|TRAN|AC> result FIND out_var1 WHEN out_var2 = out_var3
+ <TD = val> <RISE = r | LAST > <FALL = f | LAST >
+ <CROSS = c | LAST > <GOAL = val> <MINVAL = val> <WEIGHT = val>

or

.MEASURE <DC|TRAN|AC> result FIND out_var1 AT = val <GOAL = val>
+ <MINVAL = val> <WEIGHT = val>

Parameter Definitions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CROSS = c</td>
<td>The numbers indicate which occurrence of a CROSS, FALL, or RISE event causes a measurement to be performed. For RISE = r, the WHEN condition is met and measurement is performed when the designated signal has risen ( r ) rise times. For FALL = f, measurement is performed when the designated signal has fallen ( f ) fall times. A crossing is either a rise or a fall, so for CROSS = c, measurement is performed when the designated signal has achieved a total of ( c ) crossing times, as a result of either rising or falling.</td>
</tr>
<tr>
<td>RISE = r</td>
<td></td>
</tr>
<tr>
<td>FALL = f</td>
<td></td>
</tr>
<tr>
<td>&lt;DC</td>
<td>AC</td>
</tr>
<tr>
<td>FIND</td>
<td>Selects the FIND function</td>
</tr>
<tr>
<td>GOAL</td>
<td>Specifies the desired .MEASURE value. It is used in optimization. The error is calculated by ( \text{ERR} = (\text{GOAL} - \text{result}) / \text{GOAL} ).</td>
</tr>
</tbody>
</table>
Equation Evaluation

Use this statement to evaluate an equation that is a function of the results of previous .MEASURE statements. The equation must not be a function of node voltages or branch currents.

Syntax

```
.MEASURE <DC|TRAN|AC> result PARAM = 'equation'
```
Average, RMS, MIN, MAX, INTEG, and Peak-To-Peak

The average (AVG), RMS, MIN, MAX, and peak-to-peak (PP) measurement modes report statistical functions of the output variable rather than the analysis value. Average calculates the area under the output variable divided by the periods of interest. RMS takes the square root of the area under the output variable square divided by the period of interest. MIN reports the minimum value of the output function over the specified interval. MAX reports the maximum value of the output function over the specified interval. PP (peak-to-peak) reports the maximum value minus the minimum value over the specified interval.

Syntax

```
.MEASURE <DC|AC|TRAN> result func out_var <FROM = val> <TO = val>
+ <GOAL = val> <MINVAL = val> <WEIGHT = val>
```

where:

- `<DC|AC|TRAN>` Specifies the analysis type of the measurement. If omitted, the last analysis mode requested is assumed.
- `FROM` Specifies the initial value for the “func” calculation. For transient analysis, value is in units of time.
- `TO` Specifies the end of the “func” calculation.
- `GOAL` Specifies the desired .MEASURE value. It is used in optimization. The error is calculated by
  
  \[
  \text{ERRfun} = \frac{(\text{GOAL} - \text{result})}{\text{GOAL}}
  \]

- `MINVAL` If the absolute value of GOAL is less than MINVAL, the GOAL value is replaced by MINVAL in the denominator of the ERRfun expression. Default = 1.0e-12.
### Example

```
.MEAS TRAN avgval AVG V(10) FROM = 10ns TO = 55ns
```

The example above calculates the average nodal voltage value for node 10 during the transient sweep from the time 10 ns to 55 ns and prints out the result as “avgval”. ```

<table>
<thead>
<tr>
<th>func</th>
<th>Indicates the type of the measure statement, one of the following:</th>
</tr>
</thead>
<tbody>
<tr>
<td>AVG</td>
<td>(average): Calculates the area under the out_var divided by the periods of interest</td>
</tr>
<tr>
<td>MAX</td>
<td>(maximum): Reports the maximum value of the out_var over the specified interval</td>
</tr>
<tr>
<td>MIN</td>
<td>(minimum): Reports the minimum value of the out_var over the specified interval</td>
</tr>
<tr>
<td>PP</td>
<td>(peak-to-peak): Reports the maximum value minus the minimum value of the out_var over the specified interval</td>
</tr>
<tr>
<td>RMS</td>
<td>(root mean squared): Calculates the square root of the area under the out_var^2 curve divided by the period of interest</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>result</th>
<th>Name that is associated with the measured value in the Star-Hspice output. The value is a function of the variable specified (out_var) and func.</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>out_var</th>
<th>Name of any output variable whose function (“func”) is to be measured in the simulation.</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>WEIGHT</th>
<th>The calculated error is multiplied by the weight value. Default = 1.0.</th>
</tr>
</thead>
</table>
.MEAS TRAN MAXVAL MAX V(1,2) FROM = 15ns TO = 100ns

The example above finds the maximum voltage difference between nodes 1 and 2 for the time period from 15 ns to 100 ns.

.SECAN MINVAL MIN V(1,2) FROM = 15ns TO = 100ns

MEAS TRAN P2PVAL PP I(M1) FROM = 10ns TO = 100ns

INTEGRAL Function

The INTEGRAL function provides the integral of an output variable over a specified period.

Syntax

.MEASURE <DC|AC|TRAN> result INTEGRAL out_var <FROM = val> + <TO = val> <GOAL = val> <MINVAL = val> <WEIGHT = val>

The same syntax used for the average (AVG), RMS, MIN, MAX, and peak-to-peak (PP) measurement mode is used for the INTEGRAL function with func to be defined as INTEGRAL (INTEG).

Example

The following example calculates the integral of I(cload) from 10 ns to 100 ns.

.MEAS TRAN charge INTEG I(cload) FROM = 10ns TO = 100ns

DERIVATIVE Function

The DERIVATIVE function provides the derivative of an output variable at a given time or frequency or for any sweep variable, depending on the type of analysis. It also provides the derivative of a specified output variable when some specific event occurs.

Syntax

.MEASURE <DC|AC|TRAN> result DERIVATIVE out_var AT = val <GOAL = val> + <MINVAL = val> <WEIGHT = val>
or

```
.MEASURE <DC|AC|TRAN> result DERIVATIVE out_var WHEN var2 = val
+ <RISE = r | LAST> <FALL = f | LAST> <CROSS = c | LAST>
+ <TD = tdval> <GOAL = goalval> <MINVAL = minval> <WEIGHT = weightval>
```

or

```
.MEASURE <DC|AC|TRAN> result DERIVATIVE out_var WHEN var2 = var3
+ <RISE = r | LAST> <FALL = f | LAST> <CROSS = c | LAST>
+ <TD = tdval> <GOAL = goalval> <MINVAL = minval> <WEIGHT = weightval>
```

where:

- **AT = val** Value of `out_var` at which the derivative is to be found
- **CROSS = c** The numbers indicate which occurrence of a CROSS, FALL, or RISE event causes a measurement to be performed. For RISE = r, the WHEN condition is met and measurement is performed when the designated signal has risen `r` rise times. For FALL = f, measurement is performed when the designated signal has fallen `f` fall times. A crossing is either a rise or a fall, so for CROSS = c, measurement is performed when the designated signal has achieved a total of `c` crossing times, as a result of either rising or falling.
- **<DC|AC|TRAN>** Specifies the analysis type measured. If omitted, the last analysis mode requested is assumed.
- **DERIVATIVE** Selects the derivative function. May be abbreviated to DERIV.
- **GOAL** Specifies the desired .MEASURE value. It is used in optimization. The error is calculated by `ERRfun = (GOAL – result)/GOAL`. 

```
Specifying User-Defined Analysis (.MEASURE)

Example

The following example calculates the derivative of $V(out)$ at 25 ns:

```
.MEAS TRAN slew rate DERIV V(out) AT = 25ns
```

The following example calculates the derivative of $v(1)$ when $v(1)$ is equal to $0.9*vdd$:

```
```

LAST
Measurement is performed when the last CROSS, FALL, or RISE event occurs. For CROSS = LAST, measurement is performed the last time the WHEN condition is true for either a rising or falling signal. For FALL = LAST, measurement is performed that last time the WHEN condition is true for a falling signal. For RISE = LAST, measurement is performed the last time the WHEN condition is true for a rising signal. LAST is a reserved word and cannot be chosen as a parameter name in the above .MEASURE statements.

MINVAL
If the absolute value of GOAL is less than MINVAL, the GOAL value is replaced by MINVAL in the denominator of the ERRfun expression. Default = 1.0e-12.

out_var
Variable for which the derivative is to be found

result
Name associated with the measured value in the Star-Hspice output

TD
Identifies the time at which measurement is to start

var(2,3)
Variables used to establish conditions at which measurement is to take place

WEIGHT
The calculated error between result and GOAL is multiplied by the weight value. Default = 1.0.

WHEN
Selects the WHEN function
.MEAS TRAN slew DERIV v(1) WHEN v(1) = ‘0.90*vdd’

The following example calculates the derivative of VP(output)/360.0 when the frequency is 10 kHz:

.MEAS AC delay DERIV ‘VP(output)/360.0’ AT = 10khz

**ERROR Function**

The relative error function reports the relative difference of two output variables. This format is often used in optimization and curve fitting of measured data. The relative error format specifies the variable to be measured and calculated from the .PARAM variables. The relative error between the two is calculated using the ERR, ERR1, ERR2, or ERR3 function. With this format, you can specify a group of parameters to vary to match the calculated value and the measured data.

**Syntax**

```
.MEASURE <DC|AC|TRAN> result ERRfun meas_var calc_var <MINVAL = val>
+ < IGNORE | YMIN = val> <YMAX = val> <WEIGHT = val> <FROM = val>
+ <TO = val>
```

where:

- `<DC|AC|TRAN>` Specifies the analysis type of the measurement. If omitted, the last analysis mode requested is assumed.
- `result` Name associated with the measured result in the output
- `ERRfun` ERRfun indicates which error function to use: ERR, ERR1, ERR2, or ERR3.
- `meas_var` Name of any output variable or parameter in the data statement. M denotes the `meas_var` in the error equation.
- `calc_var` Name of the simulated output variable or parameter in the .MEASURE statement to be compared with `meas_var`. C denotes the `calc_var` in the error equation.
Error Equations

ERR

ERR sums the squares of (M-C)/max (M, MINVAL) for each point, divides by the number of points, and then takes the square root of the result. M (meas_var) and C (calc_var) are the measured and calculated values of the device or circuit response, respectively. NPTS is the number of data points.

\[
ERR = \left[ \frac{1}{NPTS} \sum_{i=1}^{NPTS} \left( \frac{M_i - C_i}{\max(MINVAL, M_i)} \right)^2 \right]^{1/2}
\]
ERR1

ERR1 computes the relative error at each point. For NPTS points, there are NPTS ERR1 error function calculations. For device characterization, the ERR1 approach has been found to be more efficient than the other error functions (ERR, ERR2, ERR3).

\[ ERR_{1i} = \frac{M_i - C_i}{\max(MINVAL, M_i)}, i = 1, NPTS \]

Star-Hspice does not print out each calculated ERR1 value. When the ERR1 option is set, it returns an ERR value calculated as follows:

\[ ERR = \left( \frac{1}{NPTS} \cdot \sum_{i=1}^{NPTS} ERR_{1i}^2 \right)^{1/2} \]

ERR2

This option computes the absolute relative error at each point. For NPTS points, there are NPTS error function calls.

\[ ERR_{2i} = \left| \frac{M_i - C_i}{\max(MINVAL, M_i)} \right|, i = 1, NPTS \]

The returned value printed for ERR2 is

\[ ERR = \frac{1}{NPTS} \cdot \sum_{i=1}^{NPTS} ERR_{2i} \]

ERR3

\[ ERR_{3i} = \pm \log \left| \frac{M_i}{C_i} \right| \left| \log \left( \max(MINVAL_i, M_i) \right) \right|, i = 1, NPTS \]

The + and - signs correspond to a positive and negative M/C ratio, respectively.
Note: If the measured value $M$ is less than MINVAL, the MINVAL is used instead. Also, if the absolute value of $M$ is less than the IGNOR $\mid YMIN$ value or greater than the $YMAX$ value, then this point is not considered in the error calculation.

.DOUT Statement: Expected State of Digital Output Signal

The digital output (.DOUT) statement in Star-Hspice specifies the expected final state of an output signal.

During simulation, Star-Hspice compares the simulated results with the expected output vector. If the states are different, Star-Hspice reports an error message.

Syntax

The .DOUT statement can use either of two syntaxes. In both syntaxes, the time and state parameters describe the expected output of the $nd$ node.

- The first syntax specifies a single threshold voltage, $VTH$. Any voltage level above $VTH$ is high; any level below $VTH$ is low.

  .DOUT nd VTH ( time state < time state > )

  where:

  - $nd$ is the node name.
  - $VTH$ is the single voltage threshold.
  - $time$ is an absolute time-point.
  - $state$ is one of the following expected conditions of the $nd$ node at the specified time:

    - 0 expect ZERO,LOW.
    - 1 expect ONE,HIGH.
    - else Don’t care.
The second syntax allows a threshold for both a logic high (VHI) and low (VLO).

```
.DOOUT nd VLO VHI ( time state < time state > )
```

where:
- `nd` is the node name.
- `VLO` is the voltage of the logic low state.
- `VHI` is the voltage of the logic high state.
- `time` is an absolute time-point.
- `state` is one of the following expected conditions of the `nd` node at the specified `time`:
  - `0` expect ZERO,LOW.
  - `1` expect ONE,HIGH.
  - else Don’t care.

**Note:** If you specify both syntaxes (VTH, plus VHI and VLO), then Star-Hspice processes only VTH, and ignores VHI and VLO.
## Element Template Listings

### Resistor

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>G</td>
<td>LV1</td>
<td>Conductance at analysis temperature</td>
</tr>
<tr>
<td>R</td>
<td>LV2</td>
<td>Resistance at reference temperature</td>
</tr>
<tr>
<td>TC1</td>
<td>LV3</td>
<td>First temperature coefficient</td>
</tr>
<tr>
<td>TC2</td>
<td>LV4</td>
<td>Second temperature coefficient</td>
</tr>
</tbody>
</table>

### Capacitor

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CEFF</td>
<td>LV1</td>
<td>Computed effective capacitance</td>
</tr>
<tr>
<td>IC</td>
<td>LV2</td>
<td>Initial condition</td>
</tr>
<tr>
<td>Q</td>
<td>LX0</td>
<td>Charge stored in capacitor</td>
</tr>
<tr>
<td>CURR</td>
<td>LX1</td>
<td>Current flowing through capacitor</td>
</tr>
<tr>
<td>VOLT</td>
<td>LX2</td>
<td>Voltage across capacitor</td>
</tr>
<tr>
<td>–</td>
<td>LX3</td>
<td>Capacitance (not used in Star-Hspice releases after 95.3)</td>
</tr>
</tbody>
</table>

### Inductor

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEFF</td>
<td>LV1</td>
<td>Computed effective inductance</td>
</tr>
<tr>
<td>IC</td>
<td>LV2</td>
<td>Initial condition</td>
</tr>
<tr>
<td>FLUX</td>
<td>LX0</td>
<td>Flux in the inductor</td>
</tr>
</tbody>
</table>
## Inductor

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOLT</td>
<td>LX1</td>
<td>Voltage across inductor</td>
</tr>
<tr>
<td>CURR</td>
<td>LX2</td>
<td>Current flowing through inductor</td>
</tr>
<tr>
<td>–</td>
<td>LX4</td>
<td>Inductance (not used in Star-Hspice releases after 95.3)</td>
</tr>
</tbody>
</table>

## Mutual Inductor

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>K</td>
<td>LV1</td>
<td>Mutual inductance</td>
</tr>
</tbody>
</table>

## Voltage-Controlled Current Source

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CURR</td>
<td>LX0</td>
<td>Current through the source, if VCCS</td>
</tr>
<tr>
<td>R</td>
<td>LX0</td>
<td>Resistance value, if VCR</td>
</tr>
<tr>
<td>C</td>
<td>LX0</td>
<td>Capacitance value, if VCCAP</td>
</tr>
<tr>
<td>CV</td>
<td>LX1</td>
<td>Controlling voltage</td>
</tr>
<tr>
<td>CQ</td>
<td>LX1</td>
<td>Capacitance charge, if VCCAP</td>
</tr>
<tr>
<td>DI</td>
<td>LX2</td>
<td>Derivative of source current with respect to control voltage</td>
</tr>
<tr>
<td>ICAP</td>
<td>LX2</td>
<td>Capacitance current, if VCCAP</td>
</tr>
<tr>
<td>VCAP</td>
<td>LX3</td>
<td>Voltage across capacitance, if VCCAP</td>
</tr>
</tbody>
</table>

## Voltage-Controlled Voltage Source

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOLT</td>
<td>LX0</td>
<td>Source voltage</td>
</tr>
</tbody>
</table>
### Voltage-Controlled Voltage Source

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CURR</td>
<td>LX1</td>
<td>Current through source</td>
</tr>
<tr>
<td>CV</td>
<td>LX2</td>
<td>Controlling voltage</td>
</tr>
<tr>
<td>DV</td>
<td>LX3</td>
<td>Derivative of source voltage with respect to control current</td>
</tr>
</tbody>
</table>

### Current-Controlled Current Source

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CURR</td>
<td>LX0</td>
<td>Current through source</td>
</tr>
<tr>
<td>CI</td>
<td>LX1</td>
<td>Controlling current</td>
</tr>
<tr>
<td>DI</td>
<td>LX2</td>
<td>Derivative of source current with respect to control current</td>
</tr>
</tbody>
</table>

### Current-Controlled Voltage Source

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOLT</td>
<td>LX0</td>
<td>Source voltage</td>
</tr>
<tr>
<td>CURR</td>
<td>LX1</td>
<td>Source current</td>
</tr>
<tr>
<td>CI</td>
<td>LX2</td>
<td>Controlling current</td>
</tr>
<tr>
<td>DV</td>
<td>LX3</td>
<td>Derivative of source voltage with respect to control current</td>
</tr>
</tbody>
</table>

### Independent Voltage Source

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOLT</td>
<td>LV1</td>
<td>DC/transient voltage</td>
</tr>
<tr>
<td>VOLTM</td>
<td>LV2</td>
<td>AC voltage magnitude</td>
</tr>
</tbody>
</table>
### Independent Voltage Source

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOLTP</td>
<td>LV3</td>
<td>AC voltage phase</td>
</tr>
</tbody>
</table>

### Independent Current Source

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CURR</td>
<td>LV1</td>
<td>DC/transient current</td>
</tr>
<tr>
<td>CURRM</td>
<td>LV2</td>
<td>AC current magnitude</td>
</tr>
<tr>
<td>CURRP</td>
<td>LV3</td>
<td>AC current phase</td>
</tr>
</tbody>
</table>

### Diode

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AREA</td>
<td>LV1</td>
<td>Diode area factor</td>
</tr>
<tr>
<td>AREAX</td>
<td>LV23</td>
<td>Area after scaling</td>
</tr>
<tr>
<td>IC</td>
<td>LV2</td>
<td>Initial voltage across diode</td>
</tr>
<tr>
<td>VD</td>
<td>LX0</td>
<td>Voltage across diode (VD), excluding RS (series resistance)</td>
</tr>
<tr>
<td>IDC</td>
<td>LX1</td>
<td>DC current through diode (ID), excluding RS. Total diode current is the sum of IDC and ICAP</td>
</tr>
<tr>
<td>GD</td>
<td>LX2</td>
<td>Equivalent conductance (GD)</td>
</tr>
<tr>
<td>QD</td>
<td>LX3</td>
<td>Charge of diode capacitor (QD)</td>
</tr>
<tr>
<td>ICAP</td>
<td>LX4</td>
<td>Current through diode capacitor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Total diode current is the sum of IDC and ICAP.</td>
</tr>
<tr>
<td>C</td>
<td>LX5</td>
<td>Total diode capacitance</td>
</tr>
<tr>
<td>PID</td>
<td>LX7</td>
<td>Photo current in diode</td>
</tr>
</tbody>
</table>
## BJT

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AREA</td>
<td>LV1</td>
<td>Area factor</td>
</tr>
<tr>
<td>ICVBE</td>
<td>LV2</td>
<td>Initial condition for base-emitter voltage (VBE)</td>
</tr>
<tr>
<td>ICVCE</td>
<td>LV3</td>
<td>Initial condition for collector-emitter voltage (VCE)</td>
</tr>
<tr>
<td>MULT</td>
<td>LV4</td>
<td>Number of multiple BJTs</td>
</tr>
<tr>
<td>FT</td>
<td>LV5</td>
<td>FT (Unity gain bandwidth)</td>
</tr>
<tr>
<td>ISUB</td>
<td>LV6</td>
<td>Substrate current</td>
</tr>
<tr>
<td>GSUB</td>
<td>LV7</td>
<td>Substrate conductance</td>
</tr>
<tr>
<td>LOGIC</td>
<td>LV8</td>
<td>LOG 10 (IC)</td>
</tr>
<tr>
<td>LOGIB</td>
<td>LV9</td>
<td>LOG 10 (IB)</td>
</tr>
<tr>
<td>BETA</td>
<td>LV10</td>
<td>BETA</td>
</tr>
<tr>
<td>LOGBETAI</td>
<td>LV11</td>
<td>LOG 10 (BETA) (BETA) current</td>
</tr>
<tr>
<td>ICTOL</td>
<td>LV12</td>
<td>Collector current tolerance</td>
</tr>
<tr>
<td>IBTOL</td>
<td>LV13</td>
<td>Base current tolerance</td>
</tr>
<tr>
<td>RB</td>
<td>LV14</td>
<td>Base resistance</td>
</tr>
<tr>
<td>GRE</td>
<td>LV15</td>
<td>Emitter conductance, 1/RE</td>
</tr>
<tr>
<td>GRC</td>
<td>LV16</td>
<td>Collector conductance, 1/RC</td>
</tr>
<tr>
<td>PIBC</td>
<td>LV18</td>
<td>Photo current, base-collector</td>
</tr>
<tr>
<td>PIBE</td>
<td>LV19</td>
<td>Photo current, base-emitter</td>
</tr>
<tr>
<td>VBE</td>
<td>LX0</td>
<td>VBE</td>
</tr>
<tr>
<td>VBC</td>
<td>LX1</td>
<td>Base-collector voltage (VBC)</td>
</tr>
<tr>
<td>CCO</td>
<td>LX2</td>
<td>Collector current (CCO)</td>
</tr>
<tr>
<td>CBO</td>
<td>LX3</td>
<td>Base current (CBO)</td>
</tr>
</tbody>
</table>
### Specifying Simulation Output Element Template Listings

#### BJT

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPI</td>
<td>LX4</td>
<td>$g_{\pi} = \frac{ib}{vbe} \text{constant } vbc$</td>
</tr>
<tr>
<td>GU</td>
<td>LX5</td>
<td>$g_{\mu} = \frac{ib}{vbc} \text{constant } vbe$</td>
</tr>
<tr>
<td>GM</td>
<td>LX6</td>
<td>$g_{m} = \frac{ic}{vbe} + \frac{ic}{vbe} \text{constant } vce$</td>
</tr>
<tr>
<td>G0</td>
<td>LX7</td>
<td>$g_{0} = \frac{ic}{vce} \text{constant } vbe$</td>
</tr>
<tr>
<td>QBE</td>
<td>LX8</td>
<td>Base-emitter charge (QBE)</td>
</tr>
<tr>
<td>CQBE</td>
<td>LX9</td>
<td>Base-emitter charge current (CQBE)</td>
</tr>
<tr>
<td>QBC</td>
<td>LX10</td>
<td>Base-collector charge (QBC)</td>
</tr>
<tr>
<td>CQBC</td>
<td>LX11</td>
<td>Base-collector charge current (CQBC)</td>
</tr>
<tr>
<td>QCS</td>
<td>LX12</td>
<td>Current-substrate charge (QCS)</td>
</tr>
<tr>
<td>CQCS</td>
<td>LX13</td>
<td>Current-substrate charge current (CQCS)</td>
</tr>
<tr>
<td>QBX</td>
<td>LX14</td>
<td>Base-internal base charge (QBX)</td>
</tr>
<tr>
<td>CQBX</td>
<td>LX15</td>
<td>Base-internal base charge current (CQBX)</td>
</tr>
<tr>
<td>GXO</td>
<td>LX16</td>
<td>$1/R_{beff}$ Internal conductance (GXO)</td>
</tr>
<tr>
<td>CEXBC</td>
<td>LX17</td>
<td>Base-collector equivalent current (CEXBC)</td>
</tr>
<tr>
<td>–</td>
<td>LX18</td>
<td>Base-collector conductance (GEQBCO) (not used in Star-Hspice releases after 95.3)</td>
</tr>
<tr>
<td>CAP_BE</td>
<td>LX19</td>
<td>cbe capacitance (CII)</td>
</tr>
<tr>
<td>CAP_IBC</td>
<td>LX20</td>
<td>cbc internal base-collector capacitance (C(\mu))</td>
</tr>
<tr>
<td>CAP_SCB</td>
<td>LX21</td>
<td>csc substrate-collector capacitance for vertical transistors</td>
</tr>
<tr>
<td></td>
<td></td>
<td>csb substrate-base capacitance for lateral transistors</td>
</tr>
<tr>
<td>CAP_XBC</td>
<td>LX22</td>
<td>cbcx external base-collector capacitance</td>
</tr>
<tr>
<td>CMCMO</td>
<td>LX23</td>
<td>((TF*IBE) / vbc)</td>
</tr>
<tr>
<td>VSUB</td>
<td>LX24</td>
<td>Substrate voltage</td>
</tr>
</tbody>
</table>
## JFET

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AREA</td>
<td>LV1</td>
<td>JFET area factor</td>
</tr>
<tr>
<td>VDS</td>
<td>LV2</td>
<td>Initial condition for drain-source voltage</td>
</tr>
<tr>
<td>VGS</td>
<td>LV3</td>
<td>Initial condition for gate-source voltage</td>
</tr>
<tr>
<td>PIGD</td>
<td>LV16</td>
<td>Photo current, gate-drain in JFET</td>
</tr>
<tr>
<td>PIGS</td>
<td>LV17</td>
<td>Photo current, gate-source in JFET</td>
</tr>
<tr>
<td>VGS</td>
<td>LX0</td>
<td>VGS</td>
</tr>
<tr>
<td>VGD</td>
<td>LX1</td>
<td>Gate-drain voltage (VGD)</td>
</tr>
<tr>
<td>CGSO</td>
<td>LX2</td>
<td>Gate-to-source (CGSO)</td>
</tr>
<tr>
<td>CDO</td>
<td>LX3</td>
<td>Drain current (CDO)</td>
</tr>
<tr>
<td>CGDO</td>
<td>LX4</td>
<td>Gate-to-drain current (CGDO)</td>
</tr>
<tr>
<td>GMO</td>
<td>LX5</td>
<td>Transconductance (GMO)</td>
</tr>
<tr>
<td>GDSO</td>
<td>LX6</td>
<td>Drain-source transconductance (GDSO)</td>
</tr>
<tr>
<td>GGSO</td>
<td>LX7</td>
<td>Gate-source transconductance (GGSO)</td>
</tr>
<tr>
<td>GGDO</td>
<td>LX8</td>
<td>Gate-drain transconductance (GGDO)</td>
</tr>
<tr>
<td>QGS</td>
<td>LX9</td>
<td>Gate-source charge (QGS)</td>
</tr>
<tr>
<td>CQGS</td>
<td>LX10</td>
<td>Gate-source charge current (CQGS)</td>
</tr>
<tr>
<td>QGD</td>
<td>LX11</td>
<td>Gate-drain charge (QGD)</td>
</tr>
<tr>
<td>CQGD</td>
<td>LX12</td>
<td>Gate-drain charge current (CQGD)</td>
</tr>
<tr>
<td>CAP_GS</td>
<td>LX13</td>
<td>Gate-source capacitance</td>
</tr>
<tr>
<td>CAP_GD</td>
<td>LX14</td>
<td>Gate-drain capacitance</td>
</tr>
<tr>
<td>–</td>
<td>LX15</td>
<td>Body-source voltage (not used in Star-Hspice releases after 95.3)</td>
</tr>
<tr>
<td>QDS</td>
<td>LX16</td>
<td>Drain-source charge (QDS)</td>
</tr>
</tbody>
</table>
### JFET

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CQDS</td>
<td>LX17</td>
<td>Drain-source charge current (CQDS)</td>
</tr>
<tr>
<td>GMBS</td>
<td>LX18</td>
<td>Drain-body (backgate) transconductance (GMBS)</td>
</tr>
</tbody>
</table>

### MOSFET

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>LV1</td>
<td>Channel length (L)</td>
</tr>
<tr>
<td>W</td>
<td>LV2</td>
<td>Channel width (W)</td>
</tr>
<tr>
<td>AD</td>
<td>LV3</td>
<td>Area of the drain diode (AD)</td>
</tr>
<tr>
<td>AS</td>
<td>LV4</td>
<td>Area of the source diode (AS)</td>
</tr>
<tr>
<td>ICVDS</td>
<td>LV5</td>
<td>Initial condition for drain-source voltage (VDS)</td>
</tr>
<tr>
<td>ICVGS</td>
<td>LV6</td>
<td>Initial condition for gate-source voltage (VGS)</td>
</tr>
<tr>
<td>ICVBS</td>
<td>LV7</td>
<td>Initial condition for bulk-source voltage (VBS)</td>
</tr>
<tr>
<td>–</td>
<td>LV8</td>
<td>Device polarity: 1 = forward, -1 = reverse (not used in Star-Hspice releases after 95.3)</td>
</tr>
<tr>
<td>VTH</td>
<td>LV9</td>
<td>Threshold voltage (bias dependent)</td>
</tr>
<tr>
<td>VDSAT</td>
<td>LV10</td>
<td>Saturation voltage (VDSAT)</td>
</tr>
<tr>
<td>PD</td>
<td>LV11</td>
<td>Drain diode periphery (PD)</td>
</tr>
<tr>
<td>PS</td>
<td>LV12</td>
<td>Source diode periphery (PS)</td>
</tr>
<tr>
<td>RDS</td>
<td>LV13</td>
<td>Drain resistance (squares) (RDS)</td>
</tr>
<tr>
<td>RSS</td>
<td>LV14</td>
<td>Source resistance (squares) (RSS)</td>
</tr>
<tr>
<td>XQC</td>
<td>LV15</td>
<td>Charge sharing coefficient (XQC)</td>
</tr>
<tr>
<td>GDEFF</td>
<td>LV16</td>
<td>Effective drain conductance (1/RDeff)</td>
</tr>
<tr>
<td>GSEFF</td>
<td>LV17</td>
<td>Effective source conductance (1/RSeff)</td>
</tr>
</tbody>
</table>
### MOSFET

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDBS</td>
<td>LV18</td>
<td>Drain-bulk saturation current at -1 volt bias</td>
</tr>
<tr>
<td>ISBS</td>
<td>LV19</td>
<td>Source-bulk saturation current at -1 volt bias</td>
</tr>
<tr>
<td>VDBEFD</td>
<td>LV20</td>
<td>Effective drain bulk voltage</td>
</tr>
<tr>
<td>BETAED</td>
<td>LV21</td>
<td>BETA effective</td>
</tr>
<tr>
<td>GAMMAED</td>
<td>LV22</td>
<td>GAMMA effective</td>
</tr>
<tr>
<td>DELTAL</td>
<td>LV23</td>
<td>$\Delta L$ (MOS6 amount of channel length modulation) (only valid for LEVELs 1, 2, 3 and 6)</td>
</tr>
<tr>
<td>UBEFED</td>
<td>LV24</td>
<td>UB effective (only valid for LEVELs 1, 2, 3 and 6)</td>
</tr>
<tr>
<td>VG</td>
<td>LV25</td>
<td>VG drive (only valid for LEVELs 1, 2, 3 and 6)</td>
</tr>
<tr>
<td>VFBEFD</td>
<td>LV26</td>
<td>VFB effective</td>
</tr>
<tr>
<td>–</td>
<td>LV31</td>
<td>Drain current tolerance (not used in Star-Hspice releases after 95.3)</td>
</tr>
<tr>
<td>IDSTOL</td>
<td>LV32</td>
<td>Source diode current tolerance</td>
</tr>
<tr>
<td>IDDTOL</td>
<td>LV33</td>
<td>Drain diode current tolerance</td>
</tr>
<tr>
<td>COVLGS</td>
<td>LV36</td>
<td>Gate-source overlap capacitance</td>
</tr>
<tr>
<td>COVLGD</td>
<td>LV37</td>
<td>Gate-drain overlap capacitance</td>
</tr>
<tr>
<td>COVLGB</td>
<td>LV38</td>
<td>Gate-bulk overlap capacitance</td>
</tr>
<tr>
<td>VBS</td>
<td>LX1</td>
<td>Bulk-source voltage (VBS)</td>
</tr>
<tr>
<td>VGS</td>
<td>LX2</td>
<td>Gate-source voltage (VGS)</td>
</tr>
<tr>
<td>VDS</td>
<td>LX3</td>
<td>Drain-source voltage (VDS)</td>
</tr>
<tr>
<td>CDO</td>
<td>LX4</td>
<td>DC drain current (CDO)</td>
</tr>
<tr>
<td>CBSO</td>
<td>LX5</td>
<td>DC source-bulk diode current (CBSO)</td>
</tr>
<tr>
<td>CBDO</td>
<td>LX6</td>
<td>DC drain-bulk diode current (CBDO)</td>
</tr>
</tbody>
</table>
# Specifying Simulation Output Element Template Listings

## MOSFET

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GMO</td>
<td>LX7</td>
<td>DC gate transconductance (GMO)</td>
</tr>
<tr>
<td>GDSO</td>
<td>LX8</td>
<td>DC drain-source conductance (GDSO)</td>
</tr>
<tr>
<td>GMBSO</td>
<td>LX9</td>
<td>DC substrate transconductance (GMBSO)</td>
</tr>
<tr>
<td>GBDO</td>
<td>LX10</td>
<td>Conductance of the drain diode (GBDO)</td>
</tr>
<tr>
<td>GBSO</td>
<td>LX11</td>
<td>Conductance of the source diode (GBSO)</td>
</tr>
</tbody>
</table>

### Meyer and Charge Conservation Model Parameters

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>QB</td>
<td>LX12</td>
<td>Bulk charge (QB)</td>
</tr>
<tr>
<td>CQB</td>
<td>LX13</td>
<td>Bulk charge current (CQB)</td>
</tr>
<tr>
<td>QG</td>
<td>LX14</td>
<td>Gate charge (QG)</td>
</tr>
<tr>
<td>CQG</td>
<td>LX15</td>
<td>Gate charge current (CQG)</td>
</tr>
<tr>
<td>QD</td>
<td>LX16</td>
<td>Channel charge (QD)</td>
</tr>
<tr>
<td>CQD</td>
<td>LX17</td>
<td>Channel charge current (CQD)</td>
</tr>
<tr>
<td>CGGBO</td>
<td>LX18</td>
<td>( CGGBO = \frac{\partial Q_g}{\partial V_{gb}} = CGS + CGD + CGB )</td>
</tr>
<tr>
<td>CGDBO</td>
<td>LX19</td>
<td>( CGDBO = \frac{\partial Q_g}{\partial V_{db}} ), (for Meyer CGD = -CGDBO)</td>
</tr>
<tr>
<td>CGSBO</td>
<td>LX20</td>
<td>( CGSBO = \frac{\partial Q_g}{\partial V_{sb}} ), (for Meyer CGS = -CGSBO)</td>
</tr>
<tr>
<td>CBGBO</td>
<td>LX21</td>
<td>( CBGBO = \frac{\partial Q_b}{\partial V_g} ), (for Meyer CGB = -CBGBO)</td>
</tr>
<tr>
<td>CBDBO</td>
<td>LX22</td>
<td>( CBDBO = \frac{\partial Q_b}{\partial V_{db}} )</td>
</tr>
<tr>
<td>CBSBO</td>
<td>LX23</td>
<td>( CBSBO = \frac{\partial Q_b}{\partial V_{sb}} )</td>
</tr>
<tr>
<td>QBD</td>
<td>LX24</td>
<td>Drain-bulk charge (QBD)</td>
</tr>
<tr>
<td>–</td>
<td>LX25</td>
<td>Drain-bulk charge current (CQBD) (not used in Star-Hspice releases after 95.3)</td>
</tr>
</tbody>
</table>
### MOSFET

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>QBS</td>
<td>LX26</td>
<td>Source-bulk charge (QBS)</td>
</tr>
<tr>
<td></td>
<td>LX27</td>
<td>Source-bulk charge current (CQBS) (not used in Star-Hspice releases after 95.3)</td>
</tr>
<tr>
<td>CAP_BS</td>
<td>LX28</td>
<td>Bulk-source capacitance</td>
</tr>
<tr>
<td>CAP_BD</td>
<td>LX29</td>
<td>Bulk-drain capacitance</td>
</tr>
<tr>
<td>CQS</td>
<td>LX31</td>
<td>Channel charge current (CQS)</td>
</tr>
<tr>
<td>CDGBO</td>
<td>LX32</td>
<td>( \frac{\partial Q_d}{\partial V_{gb}} )</td>
</tr>
<tr>
<td>CDBO</td>
<td>LX33</td>
<td>( \frac{\partial Q_d}{\partial V_{db}} )</td>
</tr>
<tr>
<td>CDSBO</td>
<td>LX34</td>
<td>( \frac{\partial Q_d}{\partial V_{sb}} )</td>
</tr>
</tbody>
</table>

### Saturable Core Element

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MU</td>
<td>LX0</td>
<td>Dynamic permeability (( \mu )) Weber/(amp-turn-meter)</td>
</tr>
<tr>
<td>H</td>
<td>LX1</td>
<td>Magnetizing force (H) Ampere-turns/meter</td>
</tr>
<tr>
<td>B</td>
<td>LX2</td>
<td>Magnetic flux density (B) Webers/meter(^2)</td>
</tr>
</tbody>
</table>

### Saturable Core Winding

<table>
<thead>
<tr>
<th>Name</th>
<th>Alias</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEFF</td>
<td>LV1</td>
<td>Effective winding inductance (Henry)</td>
</tr>
<tr>
<td>IC</td>
<td>LV2</td>
<td>Initial condition</td>
</tr>
<tr>
<td>FLUX</td>
<td>LX0</td>
<td>Flux through winding (Weber-turn)</td>
</tr>
<tr>
<td>VOLT</td>
<td>LX1</td>
<td>Voltage across winding (Volt)</td>
</tr>
</tbody>
</table>
This chapter describes the options available for changing the Star-Hspice simulation. These options can modify various aspects of the simulation, including output types, accuracy, speed, and convergence. This chapter provides a complete reference of all options available in Star-Hspice from the .OPTION statement.

This chapter covers the following topics:

- Setting Control Options
- General Control Options
- Model Analysis Options
- DC Operating Point, DC Sweep, and Pole/Zero
- Transient and AC Small Signal Analysis
Setting Control Options

This section describes how to set control options.

.OPTIONS Statement

Control options are set in .OPTIONS statements. You can set any number of options in one .OPTIONS statement, and include any number of .OPTIONS statements in a Star-Hspice input netlist file. All the Star-Hspice control options are listed in Table 9-1. Descriptions of the options follow the table. Options that are relevant to a specific simulation type are also described in the appropriate DC, transient, and AC analysis chapters.

Generally, options default to 0 (OFF) when not assigned a value, either using .OPTIONS <opt> = <val> or by simply stating the option with no assignment: .OPTIONS <opt>. Option defaults are stated in the option descriptions in this section.

Syntax

.OPTIONS opt1 <opt2 opt3 ...>

Example

You can reset options by setting them to zero (.OPTIONS <opt> = 0). You can redefine an option by entering a new .OPTIONS statement for it; the last definition will be used. For example, set the BRIEF option to 1 to suppress printout, and reset BRIEF to 0 later in the input file to resume printout.

.OPTIONS BRIEF $ Sets BRIEF to 1 (turns it on)
* Netlist, models,
... .OPTIONS BRIEF = 0 $ Turns BRIEF off
Options Keyword Summary

Table 9-1 lists the keywords for the .OPTIONS statement, grouped by their typical application.

The sections that follow the table provide a description of the options listed under each type of analysis.

Table 9-1: .OPTION Keyword Application Table

<table>
<thead>
<tr>
<th>GENERAL CONTROL OPTIONS</th>
<th>MODEL ANALYSIS</th>
<th>DC OPERATING POINT, DC SWEEP, and POLE/ZERO</th>
<th>TRANSIENT and AC SMALL SIGNAL ANALYSIS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input, Output Interfaces</td>
<td>General</td>
<td>Accuracy</td>
<td>Convergence</td>
</tr>
<tr>
<td>ACCT</td>
<td>ARTIST</td>
<td>DCAP</td>
<td>ABSH</td>
</tr>
<tr>
<td>ACOUT</td>
<td>CDS</td>
<td>SCALE</td>
<td>ABSI</td>
</tr>
<tr>
<td>ALT999</td>
<td>CSDF</td>
<td>TNOM</td>
<td>ABSMOS</td>
</tr>
<tr>
<td>ALT9999</td>
<td>MEASOUT</td>
<td>ABSTOL</td>
<td>DCHOLD</td>
</tr>
<tr>
<td>ALTER</td>
<td>DLENCSDF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BINPRNT</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BRIEF</td>
<td>MENTOR</td>
<td>MOLFETs</td>
<td>ABSVDC</td>
</tr>
<tr>
<td>CO</td>
<td>POST</td>
<td>CVTOL</td>
<td>DI</td>
</tr>
<tr>
<td>INGOLD</td>
<td>PROBE</td>
<td>DEFAD</td>
<td>KCLTEST</td>
</tr>
<tr>
<td>LENNAM</td>
<td>PSF</td>
<td>DEFAS</td>
<td>MAXAMP</td>
</tr>
<tr>
<td>LIST</td>
<td>SDA</td>
<td>DEFL</td>
<td>RELH</td>
</tr>
<tr>
<td>MEASDGT</td>
<td>ZUKEN</td>
<td>DEFNRR</td>
<td>RELI</td>
</tr>
<tr>
<td>MEASFIAL</td>
<td>MEASSORT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NODE</td>
<td>DEFINRS</td>
<td>RELMOS</td>
<td>GRAMP</td>
</tr>
<tr>
<td>NOELCK</td>
<td>Analysis</td>
<td>DEFPD</td>
<td>RELV</td>
</tr>
<tr>
<td>NOMOD</td>
<td>ASPEC</td>
<td>DEFPS</td>
<td>RELVDC</td>
</tr>
<tr>
<td>NOPAGE</td>
<td>LIMPTS</td>
<td>DEFW</td>
<td>NEWTOL</td>
</tr>
<tr>
<td>NOTOP</td>
<td>PARHIER</td>
<td>SCALM</td>
<td>Matrix</td>
</tr>
<tr>
<td>NUMDGT</td>
<td>SPICE</td>
<td>WL</td>
<td>ITL1</td>
</tr>
<tr>
<td>NXX</td>
<td>SEED</td>
<td>ITL2</td>
<td></td>
</tr>
<tr>
<td>OPTLST</td>
<td>Inductors</td>
<td>NOPIV</td>
<td>Pole/Zero</td>
</tr>
</tbody>
</table>
### Table 9-1: .OPTION Keyword Application Table

<table>
<thead>
<tr>
<th>GENERAL CONTROL OPTIONS</th>
<th>MODEL ANALYSIS</th>
<th>DC OPERATING POINT, DC SWEEP, and POLE/ ZERO</th>
<th>TRANSIENT and AC SMALL SIGNAL ANALYSIS</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPTS</td>
<td>Error</td>
<td>GENK PIVOT, CSCAL VNTOL, LVLTIM</td>
<td></td>
</tr>
<tr>
<td>PATHNUM</td>
<td>BADCHR</td>
<td>KLIM FMAX, Speed MAXORD</td>
<td></td>
</tr>
<tr>
<td>PLIM</td>
<td>DIAGNOSTIC</td>
<td>PIVREF FSCAL AUTOSTOP METHOD PURETP</td>
<td></td>
</tr>
<tr>
<td>POST_VERSION</td>
<td>NOWARN</td>
<td>BJTs PIVREL GSCAL BKPSIZ MU, XMU</td>
<td></td>
</tr>
<tr>
<td>PUTMEAS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SEARCH</td>
<td>WARNLIMIT</td>
<td>EXPLI PIVTOL LSCAL BYPASS</td>
<td></td>
</tr>
<tr>
<td>VERIFY</td>
<td></td>
<td>SPARSE, PZABS, PZTOL FAST, INTERP</td>
<td>Input, Output</td>
</tr>
<tr>
<td>CPU</td>
<td>Version</td>
<td>Diodes SPARSE, PIVOT PZTOL, FAST, INTERP</td>
<td>Input, Output</td>
</tr>
<tr>
<td>CPTIME</td>
<td>H9007</td>
<td>EXPLI RITOL ITLPZ ITRPRT MBYPASS UNWRAP</td>
<td></td>
</tr>
<tr>
<td>EPSMIN</td>
<td></td>
<td>Input, Output XnR, XnI MBYPASS UNWRAP</td>
<td></td>
</tr>
<tr>
<td>EXPMAX</td>
<td></td>
<td>CAPTAB NEWTOL</td>
<td></td>
</tr>
<tr>
<td>LIMTIM</td>
<td></td>
<td>DCCAP VFLOOR</td>
<td></td>
</tr>
</tbody>
</table>
General Control Options

Descriptions of the general control options follow. The descriptions are alphabetical by keyword under the sections presented in the table.

Input and Output Options

**ACCT**

Reports job accounting and runtime statistics at the end of the output listing. Simulation efficiency is determined by the ratio of output points to total iterations. Reporting is automatic unless you disable it.

Choices for ACCT are:
- 0 disables reporting
- 1 enables reporting
- 2 enables reporting of MATRIX statistics

**ACOUT**

AC output calculation method for the difference in values of magnitude, phase and decibels for prints and plots. The default value equals 1.

The default value, ACOUT = 1, selects the Star-Hspice method, which calculates the difference of the magnitudes of the values. The SPICE method, ACOUT = 0, calculates the magnitude of the differences.

**ALT999, ALT9999**

This option generates up to 1000 (ALT999) or 10,000 (ALT9999) unique output files from .ALTER runs. Star-Hspice appends a number from 0-999 (ALT999) or 0-9999 (ALT9999) to the extension of the output file. For example, for a .TRAN analysis with 50 .ALTER statements, the filenames would be filename.tr0, filename.tr1, ..., filename.tr50. Without this option, the files would be overwritten after the 36th .ALTER.
**altchk**

By default, Star-Hspice automatically reports topology errors, not only in the latest elements in your top-level netlist, but also in elements that you redefine using the `.ALTER` statement (altered netlist).

To disable topology checking in redefined elements (that is, to check topology *only* in the top-level netlist, but *not* in the altered netlist), set:

```
<option altchk=0
```

By default, `.option altchk` is set to 1:

```
<option altchk=1, or
<option altchk
```

This enables topology checking, in elements that you redefine using the `.ALTER` statement.

**BINPRINT**

Outputs the binning parameters of the CMI MOSFET model. Currently available only for Level 57.

**BRIEF, NXX**

Stops printback of the data file until an `.OPTIONS BRIEF = 0` or the `.END` statement is encountered. It also resets the options LIST, NODE and OPTS while setting NOMOD. BRIEF = 0 enables printback. NXX is the same as BRIEF.

**CO = x**

Sets the number of columns for printout: x can be either 80 (for narrow printout) or 132 (for wide carriage printouts). You also can set the output width by using the `.WIDTH` statement. The default value equals 80.

**INGOLD = x**

Specifies the printout data format. Use INGOLD = 2 for SPICE compatibility. The default value equals 0. Numeric output from Star-Hspice can be printed in one of three ways:
INGOLD = 0
Engineering format, exponents are expressed as a single character:

1G = 1e9 1X = 1e6 1K = 1e3 1M = 1e-3
1U = 1e-6 1N = 1e-9 1P = 1e-12 1F = 1e-15

INGOLD = 1
Combined fixed and exponential format (G Format). Fixed format for numbers between 0.1 and 999. Exponential format for numbers greater than 999 or less than 0.1.

INGOLD = 2
Exclusively exponential format (SPICE2G style). Exponential format generates constant number sizes suitable for post-analysis tools.

Use .OPTIONS MEASDGT in conjunction with INGOLD to control the output data format of .MEASURE results.

LENAM = x
Specifies the maximum length of names in the operating point analysis results printout. The default value equals 8. The maximum value of x is 16.

LIST, VERIFY
Produces an element summary listing of the input data to be printed. Calculates effective sizes of elements and the key values. LIST is suppressed by BRIEF. VERIFY is an alias for LIST.
**MEASDGT = x** Used for formatting of the .MEASURE statement output in both the listing file and the .MEASURE output files (.ma0, .mt0, .ms0, and so on).

The value of x is typically between 1 and 7, although it can be set as high as 10. The default value equals 4.0. For example, if MEASDGT = 5, numbers displayed by .MEASURE are displayed as:

- Five decimal digits for numbers in scientific notation
- Five digits to the right of the decimal for numbers between 0.1 and 999

In the listing (.lis) file, all .MEASURE output values are in scientific notation, so .OPTIONS MEASDGT = 5 results in five decimal digits.

Use MEASDGT in conjunction with .OPTIONS INGOLD = x to control the output data format.

**NODE** Causes a node cross reference table to be printed. NODE is suppressed by BRIEF. The table lists each node and all the elements connected to it. The terminal of each element is indicated by a code, separated from the element name with a colon (:). The codes are as follows:

- + Diode anode
- - Diode cathode
- B BJT base
- B MOSFET or JFET bulk
- C BJT collector
- D MOSFET or JFET drain
- E BJT emitter


Specifying Simulation Options

General Control Options

G MOSFET or JFET gate
S BJT substrate
S MOSFET or JFET source

For example, part of a cross reference might look like:
1 M1:B D2:+ Q4:B

This line indicates that the bulk of M1, the anode of D2, and the base of Q4 are all connected to node 1.

**NOELCK**

No element check; bypasses element checking to reduce preprocessing time for very large files.

**NOMOD**

Suppresses the printout of model parameters

**NOPAGE**

Suppresses page ejects for title headings

**NOTOP**

Suppresses topology check resulting in increased speed for preprocessing very large files

**NUMDGT = x**

Sets the number of significant digits printed for output variable values. The value of x is typically between 1 and 7, although it can be set as high as 10. The default value equals 4.0. This option does not affect the accuracy of the simulation.

**NXX**

Stops printback of the data file until an .OPTIONS BRIEF = 0 or the .END statement is encountered. It also resets the options LIST, NODE and OPTS while setting NOMOD. BRIEF = 0 enables printback. NXX is the same as BRIEF.

**OPTLST = x**

Outputs additional optimization information:

0 No information (default)
1 Prints parameter, Broyden update, and bisection results information
2 Prints gradient, error, Hessian, and iteration information
3 Prints all of the above and Jacobian
OPTS

Prints the current settings of all control options. If any of the default values of the options have been changed, the OPTS option prints the values actually used for the simulation. Suppressed by the BRIEF option.

PATHNUM

Prints subcircuit path numbers instead of path names.

PLIM = x

Specifies plot size limits for printer plots of current and voltage:

0  Finds a common plot limit and plots all variables on one graph at the same scale
1  Enables SPICE-type plots, in which a separate scale and axis are created for each plot variable

This option has no effect on graph data POST processing.

POST_VERSION = x

Sets the post-processing output version with values x = 9601 or 9007. x = 9007 truncates the node name in the post-processor output file to be no longer than 16 characters. x = 9601 sets the node name length for the output file to be consistent with the input restrictions (1024 characters).
POST_VERSION=2001

Sets the post-processing output version with a value of 2001. When using this option, the user will see the new output file header which includes the right number of output variables rather than **** when the number exceeds 9999. If .option post_version=2001 post=2 is set in the netlist, then the user will receive more accurate ascii results.

The syntax is:

```
<option post_version=2001
```

To use binary values with double precision in the output file, include the following in the input file:

```
**********************************************
<option post (or post=1) post_version=2001
**********************************************
```

For more accurate simulation results, comment this format.

SEARCH

Sets the search path for libraries and included files. Star-Hspice automatically looks in the directory specified with .OPTIONS SEARCH for libraries referenced in the simulation.

VERIFY

Produces an element summary listing of the input data to be printed. Calculates effective sizes of elements and the key values. LIST is suppressed by BRIEF. VERIFY is an alias for LIST.
CPU Options

**CPTIME = x**  
Sets the maximum CPU time, in seconds, allotted for this job. When the time allowed for the job exceeds CPTIME, the results up to that point are printed or plotted and the job is concluded. Use this option when uncertain about how long the simulation will take, especially when debugging new data files. Also see LIMTIM. The default value equals 1e7 (400 days).

**EPSMIN = x**  
Specifies the smallest number that can be added or subtracted on a computer, a constant value. The default value equals 1e-28.

**EXP MAX = x**  
Specifies the largest exponent you can use for an exponential before overflow occurs. Typical value for an IBM platform is 350.

**LIMTIM = x**  
Sets the amount of CPU time reserved for generating prints and plots in case a CPU time limit (CPTIME = x) causes termination. The default value equals 2 (seconds). This default is normally sufficient time for short printouts and plots.

Interface Options

**ARTIST = x**  
ARTIST = 2 enables the Cadence Analog Artist interface. This option requires a specific license.

**CDS, SDA**  
CDS = 2 produces a Cadence WSF ASCII format post-analysis file for Opus™. This option requires a specific license. SDA is the same as CDS.

**CSDF**  
Selects Common Simulation Data Format (Viewlogic-compatible graph data file format)
**DLENCSDF**  If you use the Common Simulation Data Format (Viewlogic-compatible graph data file format) as your output format, this “digit length” option specifies the number of digits to include, either in scientific notation (exponents), or to the right of the decimal point. Valid values are any integer from 1 to 10. The default value is 5. If you assign a floating decimal point type, or if you specify a number of digits outside the 1 to 10 range, then Star-Hspice uses the default—for example, placing 5 digits to the right of a decimal point.

**MEASOUT**  Outputs .MEASURE statement values and sweep parameters into an ASCII file for post-analysis processing by AvanWaves or other analysis tools. The output file is named `<design>.mt#`, where # is incremented for each .TEMP or .ALTER block. For example, for a parameter sweep of an output load, measuring the delay, the .mt# file contains data for a delay versus fanout plot. The default value equals 1. You can set this option to 0 (off) in the *hspice.ini* file.

**MENTOR = x**  MENTOR = 2 enables the Mentor MSPICE-compatible ASCII interface. Requires a specific license.

**MONTECON**  Continues a Monte Carlo analysis, and retrieves the next random value, even if a non-convergence occurs. Although the random value might be too large or too small to cause a convergence failure, using this option allows other types of analysis to use this random value from the Monte Carlo analysis.
**POST = x** Enables storing of simulation results for analysis using the AvanWaves graphical interface or other methods. POST = 1 saves the results in binary. POST = 2 saves the results in ASCII format. POST = 3 saves the results in New Wave binary format. Set the POST option, and use the .PROBE statement to specify which data you want saved. The default value equals 1.

To use binary values with double precision in the output file, include the following in the input file:

```
*****************************
.option post (or post=1) post_version=2001
*****************************
```

For more accurate simulation results, comment this format.

**PROBE** Limits the post-analysis output to just the variables designated in .PROBE, .PRINT, .PLOT, and .GRAPH statements. By default, Star-Hspice outputs all voltages and power supply currents in addition to variables listed in .PROBE/.PRINT/.PLOT/.GRAPH statements. Use of PROBE significantly decreases the size of simulation output files.

**PSF = x** Specifies whether Star-Hspice outputs binary or ASCII when Star-Hspice is run from Cadence Analog Artist. The value of x can be 1 or 2. If x is 2, Star-Hspice produces ASCII output. If .OPTIONS ARTIST PSF = 1, Star-Hspice produces binary output.

**SDA** CDS = 2 produces a Cadence WSF ASCII format post-analysis file for Opus. This option requires a specific license. SDA is the same as CDS.

**ZUKEN = x** If x is 2, enables the Zuken interactive interface. If x is 1, disables it. The default value equals 1.
### Analysis Options

**ASPEC**

Sets Star-Hspice into ASPEC compatibility mode. With this option set, Star-Hspice can read ASPEC models and netlists and the results are compatible. The default value equals 0 (Star-Hspice mode).

**Note:** When the ASPEC option is set, the following model parameters default to ASPEC values:

- **ACM = 1:** Default values for CJ, IS, NSUB, TOX, U0, UTRA are changed.
- **Diode Model:** TLEV = 1 affects temperature compensation of PB.
- **MOSFET Model:** TLEV = 1 affects PB, PHB, VTO, and PHI.

**SCALM, SCALE:** Sets model scale factor to microns for length dimensions.

**WL:** Reverses implicit order on MOSFET element of width and length.

**FFTOUT**

Prints out 30 harmonic fundamentals, sorted by size, THD, SNR, and SFDR, but only if you specify both a `.OPTION fftout` statement and a `.fft freq=xxx` statement.

**LIMPTS = x**

Sets the total number of points that you can print or plot in AC analysis. It is not necessary to set LIMPTS for DC or transient analysis, as Star-Hspice spools the output file to disk. The default value equals 2001.
**PARHIER**

Selects the parameter passing rules that control the evaluation order of subcircuit parameters. They only apply to parameters with the same name at different levels of subcircuit hierarchy. The options are:

- **LOCAL**  
  During analysis of a subcircuit, a parameter name specified in the subcircuit prevails over the same parameter name specified at a higher hierarchical level.

- **GLOBAL**  
  A parameter name specified at a higher hierarchical level prevails over the same parameter name specified at a lower level.

**SPICE**

Makes Star-Hspice compatible with Berkeley SPICE. When the option SPICE is set, the following options and model parameters are used:

Example of general parameters used with .OPTIONS SPICE:

\[
\begin{align*}
\text{TNOM} &= 27 \\
\text{DEFNRD} &= 1 \\
\text{DEFNRS} &= 1 \\
\text{INGOLD} &= 2 \\
\text{ACOUT} &= 0 \\
\text{DC} &= \\
\text{PIVOT} &= 1E-13 \\
\text{PIVREL} &= 1E-3 \\
\text{RELTOL} &= 1E-3 \\
\text{ITL1} &= 100 \\
\text{ABSMOS} &= 1E-6 \\
\text{RELMOS} &= 1E-3 \\
\text{ABSTOL} &= 1E-12 \\
\text{VNTOL} &= 1E-6 \\
\text{ABSVDC} &= 1E-6 \\
\text{RELVDC} &= 1E-3 \\
\text{RELI} &= 1E-3
\end{align*}
\]

Example of transient parameters used with .OPTIONS SPICE:

\[
\begin{align*}
\text{DCAP} &= 1 \\
\text{RELQ} &= 1E-3 \\
\text{CHGTOL} &= 1E-14 \\
\text{ITL3} &= 4 \\
\text{ITL4} &= 10 \\
\text{ITL5} &= 5000 \\
\text{FS} &= 0.125 \\
\text{FT} &= 0.125
\end{align*}
\]

Example of model parameters used with .OPTIONS SPICE:

For BJT:  
\[\text{MJS} = 0\]

For MOSFET,  
\[\text{CAPOP} = 0\]

LD = 0 if not user-specified

UTRA = 0 not used by SPICE for LEVEL = 2

NSUB must be specified

NLEV = 0 for SPICE noise equation
**SEED**
User-specified random number generator starting seed for Monte Carlo analysis. The minimum value is 1 and maximum value is 259200.

**Error Options**

**BADCHR**
Generates a warning when a nonprintable character is found in an input file.

**DIAGNOSTIC**
Logs the occurrence of negative model conductances.

**NOWARN**
Suppresses all warning messages except those generated from statements in .ALTER blocks.

**WARNLIMIT = x**
Limits the number of times that certain warnings appear in the output listing, thus reducing output listing file size. The value of x is the total number of warnings allowed for each warning type. The types of warning messages this limit applies to are:
- MOSFET has negative conductance
- Node conductance is zero
- Saturation current is too small
- Inductance or capacitance is too large
The default value equals 1.

**Version Options**

**H9007**
Sets general control option default values to correspond to the values for Star-Hspice Release H9007D. The EXPLI model parameter is not used when this option is set.
Model Analysis Options

General Options

DCAP

The DCAP option selects the equations used in calculating the depletion capacitance for Level 1 and 3 diodes and BJTs. See the individual device model chapters for information concerning the equations used.

MODSRH

If MODSRH=1, Hspice will not load the model and will consider it not referenced when the model is described by .model but does not appear in the netlist. This option will shorten the run time when many models are referenced but not called by an element in the netlist.

The default value is MODSRH=0. If MODSRH=1, then the read-in time will increase slightly.

element.sp:
* modsrh used incorrectly
.option post modsrh=1
xi1 net8 b c t6
xi0 a b net8 t6
v1 a 0 pulse 3.3 0.0 10E-6 1E-9 1E-9
25E-6 50E-6
v2 b 0 2
v3 c 0 3
.model nch nmos level=49 version=3.2
.end

This input file will search for t6.inc automatically. If the model nch is used in t6.inc and MODSRH is set to 1, then Hspice will not load nch. Do not set MODSRH=1 in this type of included file call. Use this option in front of the .model card definition. This will be improved in the next release.
### Specifying Simulation Options

**SCALE**
Element scaling factor. This option will scale parameters used in element cards by its value. The default value equals 1.

**HIER_SCALE**
The HIER_SCALE option enables using the \( S \) parameter for scaling sub-circuits. 0 indicates to interpret \( S \) as a user-defined parameter. 1 indicates to interpret \( S \) as a Star-Hspice scale parameter. For more information about the \( S \) parameter, see “S (Scale) Parameter” on page 3-51.

**TNOM**
The reference temperature for the simulation. This is the temperature at which component derating is zero. The default is 25 degrees Celsius, or if .OPTION SPICE is enabled the default is 27 degrees Celsius.
MOSFET Control Options

CVTOL
Changes the number of numerical integration steps in the calculation of the gate capacitor charge for a MOSFET using CAPOP = 3. See the discussion of CAPOP = 3 in the chapter 18 for explicit equations and discussion.

DEFAD
Default value for MOSFET drain diode area. The default value equals 0.

DEFAS
Default value for MOSFET source diode area. The default value equals 0.

DEFL
Default value for MOSFET channel length. The default value equals $1 \times 10^{-4}$ m.

DEFNRD
Default value for the number of squares for the drain resistor on a MOSFET. The default value equals 0.

DEFNRS
Default value for the number of squares for the source resistor on a MOSFET. The default value equals 0.

DEFPD
Default value for MOSFET drain diode perimeter. The default value equals 0.

DEFPS
Default value for MOSFET source diode perimeter. The default value equals 0.

DEFW
Default value for MOSFET channel width. The default value equals $1 \times 10^{-4}$ m.

SCALM
Model scaling factor. This option will scale parameters defined in device model cards by its value. The default value equals 1. See the individual device model chapters for information about which parameters are scaled.

WL
This option changes the order of specifying MOS element VSIZE from the default order length-width to width-length. The default value equals 0.
**Inductors**

*GENK*  
Option for enabling automatic computation of second-order mutual inductance for several coupled inductors, where a value of 1 enables the calculation. The default value equals 1.

*KLIM*  
Minimum mutual inductance below which automatic second-order mutual inductance calculation will no longer proceed. KLIM is unitless (analogous to coupling strength specified in the K Element), and typical values for klim are between .5 and 0.0. The default value equals 0.01.

**BJTs**

*EXPLI*  
Current explosion model parameter. The PN junction characteristics above the explosion current are linearized, with the slope determined at the explosion point. This speeds up simulation and improves convergence. The default value equals 0.0 amp/AREAeff.

**Diodes**

*EXPLI*  
Current explosion model parameter. The PN junction characteristics above the explosion current are linearized, with the slope determined at the explosion point. This speeds up simulation and improves convergence. The default value equals 0.0 amp/AREAeff.
### DC Operating Point, DC Sweep, and Pole/Zero

#### Accuracy

**ABSH = x**
Sets the absolute current change through voltage defined branches (voltage sources and inductors). In conjunction with DI and RELH, ABSH is used to check for current convergence. The default value equals 0.0.

**ABSI = x**
Sets the absolute branch current error tolerance in diodes, BJTs, and JFETs during DC and transient analysis. Decrease ABSI if accuracy is more important than convergence time.

If you want an analysis with currents less than 1 nanoamp, change ABSI to a value at least two orders of magnitude smaller than the minimum expected current.

The default value equals 1e-9 for KCLTEST = 0, 1e-6 for KCLTEST = 1.

**ABSMOS = x**
Current error tolerance used for MOSFET devices in both DC and transient analysis. Star-Hspice uses the ABSMOS setting to determine if the drain-to-source current solution has converged. If the difference between the last and the present iteration’s drain-to-source current is less than ABSMOS, or if it is greater than ABSMOS, but the percent change is less than RELMOS, the drain-to-source current is considered converged. Star-Hspice then checks the other accuracy tolerances and, if all indicate convergence, the circuit solution at that timepoint is considered solved, and the next timepoint solution is calculated. For low power circuits, optimization, and single transistor simulations, set ABSMOS = 1e-12. The default value equals 1e-6 (amperes).
**ABSTOL = x**
Sets the absolute error tolerance for branch currents. Decrease ABSTOL if accuracy is more important than convergence time.

**ABSVDC = x**
Sets the absolute minimum voltage for DC and transient analysis. Decrease ABSVDC if accuracy is of more concern than convergence. If voltages less than 50 microvolts are required, ABSVDC can be reduced to two orders of magnitude less than the smallest desired voltage. This ensures at least two digits of significance. Typically ABSVDC need not be changed unless the circuit is a high voltage circuit. For 1000-volt circuits, a reasonable value can be 5 to 50 millivolts. The default value equals VNTOL (VNTOL default = 50 µV).

**DI = x**
Sets the maximum iteration-to-iteration current change through voltage defined branches (voltage sources and inductors). This option is only applicable when the value of the ABSH control option is greater than 0. The default value equals 0.0.

**KCLTEST**
Activates the KCL test (Kirchhoff’s Current Law) function. This test results in a longer simulation time, especially for large circuits, but provides a very accurate check of the solution. The default value equals 0. When set to 1, Star-Hspice sets the following options:
- RELMOS and ABSMOS options are set to 0 (off).
- ABSI is set to 1e-16 A
- RELI is set to 1e-6

To satisfy the KCL test, the following condition must be satisfied for each node:

\[ |\Sigma i_b| < RELI \cdot |\Sigma| i_b| + ABSI \]

where the \( i_b \)s are the node currents.
MAXAMP = x
Sets the maximum current through voltage defined branches (voltage sources and inductors). If the current exceeds the MAXAMP value, an error is issued. The default value equals 0.0.

RELH = x
Sets relative current tolerance through voltage defined branches (voltage sources and inductors). It is used to check current convergence. This option is applicable only if the value of the ABSH control option is greater than zero. The default value equals 0.05.

RELI = x
Sets the relative error/tolerance change from iteration to iteration to determine convergence for all currents in diode, BJT, and JFET devices. (RELMOS sets the tolerance for MOSFETs). This is the change in current from the value calculated at the previous timepoint. The default value equals 0.01 for KCLTEST = 0, 1e-6 for KCLTEST = 1.

RELMOS = x
Sets the relative drain-to-source current error tolerance percent from iteration to iteration to determine convergence for currents in MOSFET devices. (RELI sets the tolerance for other active devices.) This is the change in current from the value calculated at the previous timepoint. RELMOS is only considered when the current is greater than the floor value, ABSTMOS. The default value equals 0.05.

RELV = x
Sets the relative error tolerance for voltages. When voltages or currents exceed their absolute tolerances, the RELV test is used to determine convergence. Increasing RELV increases the relative error. In general, RELV should be left at its default value. RELV controls simulator charge conservation. For voltages, RELV is the same as RELTOL. The default value equals 1e-3.
**Matrix-Related**

*ITL1* = *x*  
Sets the maximum DC iteration limit. Increasing this value is unlikely to improve convergence for small circuits. Values as high as 400 have resulted in convergence for certain large circuits with feedback, such as operational amplifiers and sense amplifiers. Something is usually wrong with a model if more than 100 iterations are required for convergence. Set `.OPTION ACCT` to obtain a listing of how many iterations are required for an operating point. The default value equals 200.

*ITL2* = *x*  
Sets the DC transfer curve iteration limit. Increasing the iteration limit can be effective in improving convergence only on very large circuits. The default value equals 50.

*NOPIV*  
Prevents Star-Hspice from switching automatically to pivoting matrix factorization when a nodal conductance is less than PIVTOL. NOPIV inhibits pivoting. Also see PIVOT.
$\textit{PIVOT} = x$

Provides different pivoting algorithm selections. These can be used effectively to reduce simulation time and achieve convergence in circuits that produce hard-to-solve matrix equations. The pivot algorithm is selected by setting PIVOT to one of the following values:

- 0: Original nonpivoting algorithm
- 1: Original pivoting algorithm
- 2: Pick largest pivot in row algorithm
- 3: Pick best in row algorithm
- 10: Fast nonpivoting algorithm, more memory required
- 11: Fast pivoting algorithm, more memory required than PIVOT values less than 11
- 12: Pick largest pivot in row algorithm, more memory required than for PIVOT values less than 12
- 13: Fast best pivot: faster, more memory required than for PIVOT values less than 13

The default value equals 10.

The fastest algorithm is PIVOT = 13, which can improve simulation time by up to ten times on very large circuits. However, the PIVOT = 13 option requires substantially more memory for the simulation. Some circuits with large conductance ratios, such as switching regulator circuits, might need pivoting. If PIVTOL = 0, Star-Hspice automatically changes from nonpivoting to a row pivot strategy upon detection of any diagonal matrix entry less than PIVTOL. This strategy provides the time and memory advantages of nonpivoting inversion, while avoiding unstable simulations and incorrect results. Use .OPTION NOPIV to prevent pivoting from being used under any circumstances.
For very large circuits, PIVOT = 10, 11, 12, or 13 can require excessive memory.

If Star-Hspice switches to pivoting during a simulation, the message “pivot change on the fly” is printed, followed by the node numbers causing the problem. Use .OPTION NODE to obtain a node-to-element cross reference.

SPARSE is the same as PIVOT.

**PIVREF**

Pivot reference. Used in PIVOT = 11, 12, 13 to limit the size of the matrix. The default value equals 1e+8.

**PIVREL = x**

Sets the maximum/minimum row/matrix ratio. Use only for PIVOT = 1. Large values for PIVREL can result in very long matrix pivot times. If the value is too small, however, no pivoting occurs. It is best to start with small values of PIVREL, using an adequate but not excessive value for convergence and accuracy. The default value equals 1E-20 (max = 1e-20, min = 1).

**PIVTOL = x**

Sets the absolute minimum value for which a matrix entry is accepted as a pivot. PIVTOL is used as the minimum conductance in the matrix when PIVOT = 0. The default value equals 1.0e-15.

**Note:** PIVTOL should always be less than GMIN or GMINDC. Values approaching 1 yield increased pivot.
SPARSE = x

Provides different pivoting algorithm selections. These can be used effectively to reduce simulation time and achieve convergence in circuits that produce hard-to-solve matrix equations. The pivot algorithm is selected by setting PIVOT to one of the following values:

- 0: Original nonpivoting algorithm
- 1: Original pivoting algorithm
- 2: Pick largest pivot in row algorithm
- 3: Pick best in row algorithm
- 10: Fast nonpivoting algorithm, more memory required
- 11: Fast pivoting algorithm, more memory required than PIVOT values less than 11
- 12: Pick largest pivot in row algorithm, more memory required than for PIVOT values less than 12
- 13: Fast best pivot: faster, more memory required than for PIVOT values less than 13

The default value equals 10.

The fastest algorithm is PIVOT = 13, which can improve simulation time by up to ten times on very large circuits. However, the PIVOT = 13 option requires substantially more memory for the simulation. Some circuits with large conductance ratios, such as switching regulator circuits, might need pivoting. If PIVTOL = 0, Star-Hspice automatically changes from nonpivoting to a row pivot strategy upon detection of any diagonal matrix entry less than PIVTOL. This strategy provides the time and memory advantages of nonpivoting inversion, while avoiding unstable simulations and incorrect results. Use .OPTION NOPIV to prevent pivoting from being used under any circumstances.
For very large circuits, PIVOT = 10, 11, 12, or 13 can require excessive memory.

If Star-Hspice switches to pivoting during a simulation, the message “pivot change on the fly” is printed, followed by the node numbers causing the problem. Use .OPTION NODE to obtain a node-to-element cross reference.

SPARSE is the same as PIVOT.
Input and Output

CAPTAB
Prints table of single plate nodal capacitance for diodes, BJTs, MOSFETs, JFETs and passive capacitors at each operating point.

DCCAP
Used to generate C-V plots and to print out the capacitance values of a circuit (both model and element) during a DC analysis. C-V plots are often generated using a DC sweep of the capacitor. The default value equals 0 (off).

VFLOOR = x
Sets a lower limit for the voltages that are printed in the output listing. All voltages lower than VFLOOR are printed as 0. This only affects the output listing: the minimum voltage used in a simulation is set by VNTOL (ABSV).
Convergence

*CONVERGE* Invokes different methods for solving nonconvergence problems:
- **CONVERGE = -1** together with DCON = -1, disables autoconvergence
- **CONVERGE = 1** uses the Damped Pseudo Transient Algorithm. If the simulation fails to converge within the amount of CPU time set by the CPTIME control option, the simulation halts.
- **CONVERGE = 2** uses a combination of DCSTEP and GMINDC ramping
- **CONVERGE = 3** invokes the source stepping method

Even if it is not set in an .OPTIONS statement, the CONVERGE option is activated in the event of a matrix floating point overflow, or a timestep too small error. The default value equals 0.

In the event of a matrix floating point overflow, Star-Hspice sets CONVERGE = 1.

*CSHDC* The same option as CSHUNT, but is used only with option CONVERGE.

*DCFOR* = *x* Used in conjunction with the DCHOLD option and the .NODESET statement to enhance the DC convergence properties of a simulation. DCFOR sets the number of iterations that are to be calculated after a circuit converges in the steady state. Since the number of iterations after convergence is usually zero, DCFOR adds iterations (and computational time) to the calculation of the DC circuit solution. DCFOR helps ensure that a circuit has actually, not falsely, converged. The default value equals 0.
DC Operating Point, DC Sweep, and Pole/Zero

Specifying Simulation Options

\[ \text{DCHOLD} = x \]

DCFOR and DCHOLD are used together for the initialization process of a DC analysis. They enhance the convergence properties of a DC simulation. DCFOR and DCHOLD work together with the .NODESET statement.

The DCHOLD option specifies the number of iterations a node is to be held at the voltage values specified by the .NODESET statement. The effects of DCHOLD on convergence differ according to the DCHOLD value and the number of iterations needed to obtain DC convergence. If a circuit converges in the steady state in fewer than DCHOLD iterations, the DC solution includes the values set by the .NODESET statement. However, if the circuit requires more than DCHOLD iterations to converge, the values set in the .NODESET statement are ignored and the DC solution is calculated with the .NODESET fixed source voltages open circuited. The default value equals 1.

\[ \text{DCON} = X \]

In the case of convergence problems, Star-Hspice automatically sets DCON = 1 and the following calculations are made:

\[
DV = \max\left(0, 1, \frac{V_{\text{max}}}{50}\right), \text{ if } DV = 1000
\]

\[
\text{GRAMP} = \max\left(6, \log_{10}\left(\frac{I_{\text{max}}}{G_{\text{MINDC}}}\right)\right)
\]

\[
\text{ITL1} = \text{ITL1} + 20 \cdot \text{GRAMP}
\]

where \( V_{\text{max}} \) is the maximum voltage and \( I_{\text{max}} \) is the maximum current.
If convergence problems still exist, Star-Hspice sets DCON = 2, which is the same as the above except DV = 1e6. The above calculations are used for DCON = 1 or 2. DCON = 1 is automatically invoked if the circuit fails to converge. DCON = 2 is invoked if DCON = 1 fails.

If the circuit contains uninitialized flip-flops or discontinuous models, the simulation might be unable to converge. Setting DCON = -1 and CONVERGE = -1 disables the autoconvergence algorithm and provides a list of nonconvergent nodes and devices.

**DCSTEP** = \( x \)

Used to convert DC model and element capacitors to a conductance to enhance DC convergence properties. The value of the element capacitors are all divided by DCSTEP to obtain a DC conductance model. The default value equals 0 (seconds).
Invokes different methods for solving nonconvergence problems:

- **CONVERGE = -1**
  together with DCON = -1, disables autoconvergence

- **CONVERGE = 1**
  uses the Damped Pseudo Transient Algorithm. If the simulation fails to converge within the amount of CPU time set by the CPTIME control option, the simulation halts.

- **CONVERGE = 2**
  uses a combination of DCSTEP and GMINDC ramping

- **CONVERGE = 3**
  invokes the source stepping method

Even if it is not set in an .OPTIONS statement, the CONVERGE option is activated in the event of a matrix floating point overflow, or a timestep too small error. The default value equals 0.

In the event of a matrix floating point overflow, Star-Hspice sets CONVERGE = 1.

DCTRAN is an alias for CONVERGE.

The maximum iteration-to-iteration voltage change for all circuit nodes in both DC and transient analysis. Values of 0.5 to 5.0 can be necessary for some high-gain bipolar amplifiers to achieve a stable DC operating point. CMOS circuits frequently require a value of about 1 volt for large digital circuits. The default value equals 1000 (or 1e6 if DCON = 2).
$GMAX = x$  
The conductance in parallel with the current source used for .IC and .NODESET initialization conditions circuitry. Some large bipolar circuits can require GMAX set to 1 for convergence. The default value equals 100 (mho).

$GMINDC = x$  
A conductance that is placed in parallel with all pn junctions and all MOSFET nodes for DC analysis. GMINDC helps overcome DC convergence problems caused by low values of off conductance for pn junctions and MOSFET devices. GRAMP can be used to reduce GMINDC by one order of magnitude for each step. GMINDC can be set between 1e-4 and PIVTOL. The default value equals 1e-12.

Large values of GMINDC can cause unreasonable circuit response. If large values are required for convergence, a bad model or circuit is suspect. In the event of a matrix floating point overflow, if GMINDC is 1.0e-12 or less, Star-Hspice sets it to 1.0e-11.

GMINDC is manipulated by Star-Hspice in autoconverge mode.

$GRAMP = x$  
Value is set by Star-Hspice during the autoconvergence procedure. GRAMP is used in conjunction with the GMINDC convergence control option to find the smallest value of GMINDC that results in DC convergence.

GRAMP specifies the conductance range over which GMINDC is to be swept during a DC operating point analysis. Star-Hspice substitutes values of GMINDC over this range and simulates at each value. It then picks the lowest value of GMINDC that resulted in the circuit converging in the steady state.
If GMINDC is swept between 1e-12 mhos (the default) and 1e-6 mhos, GRAMP is set to 6 (the value of the exponent difference between the default and the maximum conductance limit). In this case, GMINDC is first set to 1e-6 mhos, and the circuit is simulated. If convergence is achieved, GMINDC is next set to 1e-7 mhos, and the circuit simulated again. The sweep continues until a simulation has been performed at all values on the GRAMP ramp. If the combined conductance of GMINDC and GRAMP is greater than 1e-3 mho, a false convergence can occur. The default value equals 0.

**GSHUNT**

Conductance added from each node to ground. The default value is zero. Add a small GSHUNT to each node to possibly solve “Timestep too small” problems caused by high frequency oscillations or by numerical noise.

**ICSWEEP**

For a parameter or temperature sweep, saves the results of the current analysis for use as the starting point in the next analysis in the sweep. When ICSWEEP = 1, the current results are used in the next analysis. When ICSWEEP = 0, the results of the current analysis are not used in the next analysis. The default value equals 1.

**NEWTOL**

Calculates one more iterations past convergence for every DC solution and timepoint circuit solution calculated. When NEWTOL is not set, once convergence is determined, the convergence routine is ended and the next program step begun. The default value equals 0.
OFF

Initializes the terminal voltages of all active devices to zero if they are not initialized to other values. For example, if the drain and source nodes of a transistor are not both initialized using .NODESET or .IC statements or by connecting them to sources, then the OFF option initializes all of the nodes of the transistor to zero. The OFF option is checked before element IC parameters, so if an element IC parameter assignment exists for a particular node, the node is initialized to the element IC parameter value even if it was previously set to zero by the OFF option. (The element parameter OFF can be used to initialize the terminal voltages to zero for particular active devices).

The OFF option is used to help find exact DC operating point solutions for large circuits.

RESMIN = x

Specifies the minimum resistance value for all resistors, including parasitic and inductive resistances. The default value equals 1e-5 (ohm). Range: 1e-15 to 10 ohm.

### Pole/Zero Control Options

CSCAL

Sets the capacitance scale. Capacitances are multiplied by CSCAL. The default value equals 1e+12 (thus, by default, all capacitances are entered in units of pF).

FMAX

Sets the limit for maximum pole and zero angular frequency value. The default value equals 1.0e+12 rad/sec.

FSCAL

Sets the frequency scale. Frequency is multiplied by FSCAL. The default value equals 1e-9 (thus, by default, all frequencies are entered in units of GHz).

GSCAL

Sets the conductance scale. Conductances are multiplied by GSCAL. Resistances are divided by GSCAL. The default value equals 1e+3 (thus, by default, all resistances are entered in units of kΩ).
**LSCAL**

Sets inductance scale. Inductances are multiplied by LSCAL. The default value equals 1e+6 (thus, by default, all inductances are entered in units of µH).

The scale factors must satisfy the following relations:

\[
GSCA = CSCAL \cdot FSCAL
\]

\[
GSCAL = \frac{1}{LSCAL} \cdot FSCAL
\]

If scale factors are changed, it might be necessary to modify the initial Muller points (X0R, X0I), (X1R, X1I) and (X2R, X2I), even though Star-Hspice multiplies initial values by (1e-9/GSCAL).

**PZABS**

Sets absolute tolerances for poles and zeros. This option affects the low frequency poles or zeros. It is used as follows:

If \(|X_{real}| + |X_{imag}| < PZABS\),

then \(X_{real} = 0\) and \(X_{imag} = 0\).

It is also used for convergence tests. The default value equals 1e-2.

**PZTOL**

Sets the relative error tolerance for poles or zeros. The default value equals 1.0e-6.

**RITOL**

Sets the minimum ratio value for (real/imaginary) or (imaginary/real) parts of the poles or zeros. RITOL is used as follows:

If \(|X_{imag}| \leq RITOL \cdot |X_{real}|\), then \(X_{imag} = 0\)

If \(|X_{real}| \leq RITOL \cdot |X_{imag}|\), then \(X_{real} = 0\)

The default value equals 1.0e-6.
The three complex starting points in the Muller pole/zero analysis algorithm are:

(X0R,X0I),

X0R = -1.23456e6  X0I = 0.0

(X1R,X1I),

X1R = -1.23456e5  X1I = 0.0

(X2R,X2I),

X2R = +.23456e6   X2I = 0.0

These initial points are multiplied by FSCAL.
Transient and AC Small Signal Analysis

Accuracy

$ABSH = x$
Sets the absolute current change through voltage defined branches (voltage sources and inductors). In conjunction with DI and RELH, $ABSH$ is used to check for current convergence. The default value equals 0.0.

$ABSV = x$
Sets the absolute minimum voltage for DC and transient analysis. Decrease VNTOL if accuracy is of more concern than convergence. If voltages less than 50 microvolts are required, VNTOL can be reduced to two orders of magnitude less than the smallest desired voltage, ensuring at least two digits of significance. Typically, VNTOL need not be changed unless the circuit is a high voltage circuit. For 1000 volt circuits, a reasonable value can be 5 to 50 millivolts. $ABSV$ is the same as VNTOL. The default value equals 50 (microvolts).

$ACCURATE$
Selects a time algorithm that uses $LVLTIM = 3$ and $DVDT = 2$ for circuits such as high-gain comparators. Circuits that combine high gain with large dynamic range should use this option to guarantee solution accuracy. When $ACCURATE$ is set to 1, it sets the following control options:
- $LVLTIM = 3$
- $DVDT = 2$
- $RELVAR = 0.2$
- $ABSVAR = 0.2$
- $FT = 0.2$
- $RELMOS = 0.01$
The default value equals 0.
ACOUT  AC output calculation method for the difference in values of magnitude, phase and decibels for prints and plots. The default value equals 1.

The default value, ACOUT = 1, selects the Star-Hspice method, which calculates the difference of the magnitudes of the values. The SPICE method, ACOUT = 0, calculates the magnitude of the differences.

CHGTOL = x Sets the charge error tolerance when LVLTIM = 2 is set. CHGTOL, along with RELQ, sets the absolute and relative charge tolerance for all Star-Hspice capacitances. The default value equals 1e-15 (coulomb).

CSHUNT Capacitance added from each node to ground. Adding a small CSHUNT to each node can solve some “internal timestep too small” problems caused by high-frequency oscillations or numerical noise. The default value equals 0.

DI = x Sets the maximum iteration-to-iteration current change through voltage defined branches (voltage sources and inductors). This option is only applicable when the value of the DI control option is greater than 0. The default value equals 0.0.

GMIN = x Sets the minimum conductance allowed for in a transient analysis time sweep. The default value equals 1e-12.

GSHUNT Conductance added from each node to ground. The default value is zero. Adding a small GSHUNT to each node can solve some “internal timestep too small” problems caused by high frequency oscillations or by numerical noise.

MAXAMP = x Sets the maximum current through voltage defined branches (voltage sources and inductors). If the current exceeds the MAXAMP value, an error is issued. The default value equals 0.0.
\( RELH = x \)  
Sets relative current tolerance through voltage defined branches (voltage sources and inductors). RELH is used to check current convergence. This option is applicable only if the value of the ABSH control option is greater than zero. The default value equals 0.05.

\( RELI = x \)  
Sets the relative error/tolerance change from iteration to iteration to determine convergence for all currents in diode, BJT, and JFET devices. (RELMOS sets the tolerance for MOSFETs). This is the change in current from the value calculated at the previous timepoint. The default value equals 0.01 for KCLTEST = 0, 1e-4 for KCLTEST = 1.

\( RELQ = x \)  
Used in the local truncation error timestep algorithm (LVLTIM = 2). RELQ changes the size of the timestep. If the capacitor charge calculation of the present iteration exceeds that of the past iteration by a percentage greater than the value of RELQ, the internal timestep (Delta) is reduced. The default value equals 0.01.

\( RELTOL, RELV \)  
Sets the relative error tolerance for voltages. RELV is used in conjunction with the ABSV control option to determine voltage convergence. Increasing RELV increases the relative error. RELV is the same as RELTOL. Options RELI and RELVDC default to the RELTOL value. The default value equals 1e-3.

\( RISETIME \)  
Specifies the smallest risetime of the signal. .OPTION RISETIME = x. Currently, used only in transmission line models. In the U Element, the number of lumps is determined by:

\[
MIN\left[20, 1 + \frac{TDeff}{RISETIME} \cdot 20\right]
\]

where \( TDeff \) is the total end-to-end delay in a transmission line. In the W Element, RISETIME is used only if \( R_s \) or \( G_d \) is nonzero. In such cases, RISETIME is used to determine the maximum frequency content of signals.
**TRTOL = x**  
Used in the local truncation error timestep algorithm (LVLTIM = 2). TRTOL is a multiplier of the internal timestep generated by the local truncation error timestep algorithm. TRTOL reduces simulation time, while maintaining accuracy. It is a factor that estimates the amount of error introduced by truncating the Taylor series expansion used in the algorithm. This error is a reflection of what the minimum value of the timestep should be to reduce simulation time and maintain accuracy. The range of TRTOL is 0.01 to 100, with typical values being in the 1 to 10 range. If TRTOL is set to 1, the minimum value, a very small timestep is used. As the setting of TRTOL increases, the timestep size increases. The default value equals 7.0.

**VNTOL = x, ABSV**  
Sets the absolute minimum voltage for DC and transient analysis. Decrease VNTOL if accuracy is of more concern than convergence. If voltages less than 50 microvolts are required, VNTOL can be reduced to two orders of magnitude less than the smallest desired voltage, ensuring at least two digits of significance. Typically, VNTOL need not be changed unless the circuit is a high voltage circuit. For 1000 volt circuits, a reasonable value can be 5 to 50 millivolts. ABSV is the same as VNTOL. The default value equals 50 (microvolts).
Speed

**AUTOSTOP**

Stops the transient analysis when all TRIG-TARG and FIND-WHEN measure functions are calculated. This option can result in a substantial CPU time reduction. If the data file contains measure functions such as AVG, RMS, MIN, MAX, PP, ERR, ERR1,2,3, and PARAM, then AUTOSTOP is disabled.

If you set autostop, the measured variable must not be the preceding measure result. Otherwise, Star-Hspice reports a warning message in the .lis file. Star-Hspice also reports output failed or 0 as this measure result, in the m## file.

**BKPSIZ = x**

Sets the size of the breakpoint table. The default value equals 5000.

**BYPASS**

Speeds up simulation by not updating the status of latent devices. Setting .OPTION BYPASS = 1 enables bypassing. BYPASS applies to MOSFETs, MESFETs, JFETs, BJTs, and diodes. The default value equals 1.

**Note:** Use the BYPASS algorithm cautiously. For some types of circuits it can result in nonconvergence problems and loss of accuracy in transient analysis and operating point calculations.

**BYTOL = x**

Specifies the tolerance for the voltage at which a MOSFET, MESFET, JFET, BJT, or diode is considered latent. Star-Hspice does not update the status of latent devices. The default value equals MBYPASSxVNTOL.
**FAST**

Speeds up simulation by not updating the status of latent devices. This option is applicable for MOSFETs, MESFETs, JFETs, BJTs, and diodes. The default value equals 0.

A device is considered to be latent when its node voltage variation from one iteration to the next is less than the value of either the BYTOL control option or the BYPASSTOL element parameter. (When FAST is on, Star-Hspice sets BYTOL to different values for different types of device models.)

In addition to the FAST option, the input preprocessing time can be reduced by the options NOTOP and NOELCK. Increasing the value of the MBYPASS option or the BYTOL option setting also helps simulations run faster, but can reduce accuracy.

**ITLPZ**

Sets the pole/zero analysis iteration limit. The default value equals 100.

**MBYPASS = x**

Used to compute the default value for the BYTOL control option:

\[
\text{BYTOL} = \text{MBYPASS} \times \text{VNTOL}
\]

Also multiplies voltage tolerance RELV. MBYPASS should be set to about 0.1 for precision analog circuits. The default value equals 1 for DVDT = 0, 1, 2, or 3. The default value equals 2 for DVDT = 4.
**Timestep**

*ABSVAR = x*  
Sets the limit on the maximum voltage change from one point to the next. Used with the DVDT algorithm. If the simulator produces a convergent solution that is greater than ABSVAR, the solution is discarded, the timestep is set to a smaller value, and the solution is recalculated. This is called a timestep reversal. The default value equals 0.5 (volts).

*DELMAX = x*  
Sets the maximum value for the internal timestep Delta. Star-Hspice automatically sets the DELMAX value based on various factors, which are listed in “Timestep Control for Accuracy” on page 11-27. This means that the initial DELMAX value shown in the Star-Hspice output listing is generally not the value used for simulation.

*DVDT*  
Allows the timestep to be adjusted based on node voltage rates of change. Choices are:

- 0 - original algorithm
- 1 - fast
- 2 - accurate
- 3,4 - balance speed and accuracy

The default value equals 4.

The ACCURATE option also increases the accuracy of the results.

*FS = x*  
Sets the fraction of a timestep (TSTEP) that Delta (the internal timestep) is decreased for the first time point of a transient. Decreasing the FS value helps circuits that have timestep convergence difficulties. It also is used in the DVDT = 3 method to control the timestep.

\[
Delta = FS \times [MIN(TSTEP, DELMAX, BKPT)]
\]

where DELMAX is specified and BKPT is related to the breakpoint of the source. TSTEP is set in the .TRAN statement. The default value equals 0.25.
$FT = x$  
Sets the fraction of a timestep (TSTEP) by which Delta (the internal timestep) is decreased for an iteration set that does not converge. It is also used in DVDT = 2 and DVDT = 4 to control the timestep. The default value equals 0.25.

$IMIN = x, ITL3 = x$  
Determines the timestep in the algorithms used for transient analysis simulations. IMIN sets a lower limit on the number of iterations required to obtain convergence. If the number of iterations is less than IMIN, the internal timestep, Delta, is doubled. This option is useful for decreasing simulation times in circuits where the nodes are stable most of the time, such as digital circuits. If the number of iterations is greater than IMIN, the timestep is kept the same unless the option IMAX is exceeded (see IMAX). ITL3 is the same as IMIN. The default value equals 3.0.

$IMAX = x, ITL4 = x$  
Determines the maximum timestep in the timestep algorithms used for transient analysis simulations. IMAX sets an upper limit on the number of iterations allowed to obtain a convergent solution at a timepoint. If the number of iterations needed is greater than IMAX, the internal timestep Delta is decreased by a factor equal to the transient control option FT, and a new solution is calculated using the new timestep. IMAX also works in conjunction with the transient control option IMIN. ITL4 is the same as IMAX. The default value equals 8.0.
$ITL3 = x$
Determines the timestep in the algorithms used for transient analysis simulations. IMIN sets a lower limit on the number of iterations required to obtain convergence. If the number of iterations is less than IMIN, the internal timestep, $\Delta$, is doubled. This option is useful for decreasing simulation times in circuits where the nodes are stable most of the time, such as digital circuits. If the number of iterations is greater than IMIN, the timestep is kept the same unless the option IMAX is exceeded (see IMAX). ITL3 is the same as IMIN. The default value equals 3.0.

$ITL4 = x$
Determines the maximum timestep in the timestep algorithms used for transient analysis simulations. IMAX sets an upper limit on the number of iterations allowed to obtain a convergent solution at a timepoint. If the number of iterations needed is greater than IMAX, the internal timestep $\Delta$ is decreased by a factor equal to the transient control option FT, and a new solution is calculated using the new timestep. IMAX also works in conjunction with the transient control option IMIN. ITL4 is the same as IMAX. The default value equals 8.0.

$ITL5 = x$
Sets the transient analysis total iteration limit. If a circuit uses more than ITL5 iterations, the program prints all results to that point. The default allows an infinite number of iterations. The default value equals 0.0.

$RELVAR = x$
Used with ABSVAR and the timestep algorithm option DVDT. RELVAR sets the relative voltage change for LVLTIM = 1 or 3. If the nodal voltage at the current time point exceeds the nodal voltage at the previous time point by RELVAR, the timestep is reduced and a new solution at a new time point is calculated. The default value equals 0.30 (30%).
\textbf{RMAX} = x \quad \text{Sets the TSTEP multiplier, which determines the maximum value, DELMAX, that can be used for the internal timestep Delta:}

\[
\text{DELMAX} = \text{TSTEP} \times \text{RMAX}
\]

The default value equals 5 when \( dvdt = 4 \) and \( lvtim = 1 \), otherwise, default = 2.

\textbf{RMIN} = x \quad \text{Sets the minimum value of Delta (internal timestep). An internal timestep smaller than RMINxTSTEP results in termination of the transient analysis with the error message “internal timestep too small”. Delta is decreased by the amount set by the FT option if the circuit has not converged in IMAX iterations. The default value equals 1.0e-9.}

\textbf{SLOPETOL} = x \quad \text{Sets a lower limit for breakpoint table entries in a piecewise linear (PWL) analysis. If the difference in the slopes of two consecutive PWL segment is less than the SLOPETOL value, the breakpoint table entry for the point between the segments is ignored. The default value equals 0.5}

\textbf{TIMERES} = x \quad \text{Sets a minimum separation between breakpoint values for the breakpoint table. If two breakpoints are closer together in time than the TIMERES value, only one of them is entered in the breakpoint table. The default value equals 1 ps.}
Algorithm

**DVTR**

Allows the use of voltage limiting in transient analysis. The default value equals 1000.

**IMAX = x, ITL4 = x**

Determines the maximum timestep in the timestep algorithms used for transient analysis simulations. IMAX sets an upper limit on the number of iterations allowed to obtain a convergent solution at a timepoint. If the number of iterations needed is greater than IMAX, the internal timestep Delta is decreased by a factor equal to the transient control option FT, and a new solution is calculated using the new timestep. IMAX also works in conjunction with the transient control option IMIN. ITL4 is the same as IMAX. The default value equals 8.0.

**IMIN = x, ITL3 = x**

Determines the timestep in the algorithms used for transient analysis simulations. IMIN sets a lower limit on the number of iterations required to obtain convergence. If the number of iterations is less than IMIN, the internal timestep, Delta, is doubled. This option is useful for decreasing simulation times in circuits where the nodes are stable most of the time, such as digital circuits. If the number of iterations is greater than IMIN, the timestep is kept the same unless the option IMAX is exceeded (see IMAX). ITL3 is the same as IMIN. The default value equals 3.0.
LVLTIM = x  
Selects the timestep algorithm used for transient analysis. If LVLTIM = 1, the DVDT timestep algorithm is used. If LVLTIM = 2, the local truncation error timestep algorithm is used. If LVLTIM = 3, the DVDT timestep algorithm with timestep reversal is used.

If the GEAR method of numerical integration and linearization is used, LVLTIM = 2 is selected. If the TRAP linearization algorithm is used, LVLTIM 1 or 3 can be selected. Using LVLTIM = 1 (the DVDT option) helps avoid the “internal timestep too small” convergence problem. Using LVLTIM = 1 (the DVDT option) helps avoid the “internal timestep too small” nonconvergence problem. The local truncation algorithm (LVLTIM = 2), however, provides a higher degree of accuracy and prevents errors propagating from time point to time point, which can sometimes result in an unstable solution. The default value equals 1.

MAXORD = x  
Sets the maximum order of integration when the GEAR method is used (see METHOD). The value of x can be either 1 or 2. If MAXORD = 1, the backward Euler method of integration is used. MAXORD = 2, however, is more stable, accurate, and practical. The default value equals 2.0.
METHOD = name  Sets the numerical integration method used for a transient analysis to either GEAR or TRAP. To use GEAR, set METHOD = GEAR. This automatically sets LVLTIM = 2.

(You can change LVLTIM from 2 to 1 or 3 by setting LVLTIM = 1 or 3 after the METHOD = GEAR option. This overrides the LVLTIM = 2 setting made by METHOD = GEAR.)

TRAP (trapezoidal) integration generally results in reduced program execution time, with more accurate results. However, trapezoidal integration can introduce an apparent oscillation on printed or plotted nodes that might not be caused by circuit behavior. To test if this is the case, run a transient analysis with a small timestep. If the oscillation disappears, it was due to the trapezoidal method.

The GEAR method acts as a filter, removing the oscillations found in the trapezoidal method. Highly nonlinear circuits such as operational amplifiers can require very long execution times with the GEAR method. Circuits that are not convergent with trapezoidal integration often converge with GEAR. The default value equals TRAP (trapezoidal).

PURETP  Sets the integration method to use for the reversal time point. The default value is 0. If you set puretp=1, when Star-Hspice encounters non-convergence, it uses TRAP (instead of B.E) for the reversed time point.

You can use this option to help some oscillating circuits to oscillate, if the default simulation process cannot satisfy the result.

Use this option with the method=TRAP statement.
The coefficient for trapezoidal integration. The range for MU is 0.0 to 0.5. XMU is the same as MU. The default value equals 0.5.
Input and Output

**INTERP**

Limits output to post-analysis tools, such as Cadence or Zuken, to only the .TRAN timestep intervals. By default, Star-Hspice outputs all convergent iterations. INTERP typically produces a much smaller design.tr# file.

You should use INTERP = 1 with caution when the .MEASURE statement is present. Star-Hspice computes measure statements using the postprocessing output. Reducing postprocessing output may lead to interpolation errors in measure results.

Note that when running a data driven transient analysis (.TRAN DATA statement) within optimization routines, INTERP is forced to 1. As a result, all measurement results are made at the time points of the data in the data driven sweep. If the measurement needs to use all converged internal timesteps, e.g. AVG or RMS calculations, you should set ITRPRT = 1.

**ITRPRT**

Prints output variables at their internal timepoint values. Using this option can generate a long output list.

**MEASFAIL**

Produces “0” into .mt#, .ms# or .ma# and prints “failed” to the listing file when measfail=0. Prints “failed” into .mt#, .ms# or .ma# file and the listing file when measfail=1.

Note that the default value is 1.

Use the following syntax:

.option measfail=1 | 0
**MEASSORT**  
To help you automatically sort large numbers of .measure statements, you can use the .option meassort statement.

```
.option meassort=0 (the default; does not sort .measure statements)
.option meassort=1 (internally sorts .measure statements).
```

Set this option to 1 only if you use a large number of .measure statements, where it is important to list similar variables together, to reduce simulation run time. For a small number of .measure statements, turning on internal sorting might slow-down the simulation while sorting, compared to not sorting first.

**PUTMEAS**  
Allows the user to control the output variables listed in the .measure statement.

The syntax is:
```
.option putmeas=0 or (1)
```

The default value is 1.

0: will not produce the values of the variables which are listed in the .measure statement into the corresponding output file such as .tr#, .ac# or .sw#. This option will decrease the size of the output file.

1: will produce the values of the variables which are listed in the .measure statement into the corresponding output file such as .tr#, .ac# or sw#. This option is similar to the output produced by Hspice 2000.4.
**UNWRAP**  
Displays phase results in AC analysis in unwrapped form (with a continuous phase plot). This allows accurate calculation of group delay. Note that group delay is always computed based on unwrapped phase results, even if the UNWRAP option is not set.
Chapter 10

DC Initialization and Operating Point Analysis

This chapter describes DC initialization and operating point analysis. It covers the following topics:

- Understanding the Simulation Flow
- Performing Initialization and Analysis
- Using DC Initialization and Operating Point Statements
- .DC Statement—DC Sweeps
- Using Other DC Analysis Statements
- Setting DC Initialization Control Options
- Specifying Accuracy and Convergence
- Reducing DC Errors
- Diagnosing Convergence Problems
Understanding the Simulation Flow

Figure 10-1 illustrates the simulation flow for Star-Hspice.

Figure 10-1: DC Initialization and Operating Point Analysis
Simulation Flow
Performing Initialization and Analysis

The first task Star-Hspice performs for .OP, .DC sweep, .AC, and .TRAN analyses is to set the DC operating point values for all nodes and sources. It does this either by calculating all of the values or by applying values specified in .NODESET and .IC statements or stored in an initial conditions file. The .OPTIONS OFF statement and the element parameters OFF and IC = val also control initialization.

Initialization is fundamental to the operation of simulation. Star-Hspice starts any analysis with known nodal voltages or initial estimates for unknown voltages and some branch currents, and then iteratively finds the exact solution. Initial estimates close to the exact solution increase the likelihood of a convergent solution and a lower simulation time.

A transient analysis first calculates a DC operating point using the DC equivalent model of the circuit (unless the UIC parameter is specified in the .TRAN statement). The resulting DC operating point is then used as an initial estimate to solve the next timepoint in the transient analysis.

If you do not provide an initial guess, or provide only partial information, Star-Hspice provides a default estimate of each of the nodes in the circuit and then uses this estimate to iteratively find the exact solution. The .NODESET and .IC statements are two methods that supply an initial guess for the exact DC solution of nodes within a circuit. Set any circuit node to any value by using the .NODESET statement. Star-Hspice then connects a voltage source equivalent to each initialized node (a current source with a parallel conductance GMAX set with a .OPTION statement). Next, a DC operating point is calculated with the .NODESET voltage source equivalent connected. Then Star-Hspice disconnects the equivalent voltage sources set with the .NODESET statement and recalculates the DC operating point. This is considered the DC operating point solution.
Use the .IC statement to provide both an initial guess and final solution to selected nodes within the circuit. Nodes initialized with the .IC statement become part of the solution of the DC operating point.

You can also use the OFF option to initialize active devices. The OFF option works in conjunction with .IC and .NODESET voltages as follows:

1. If any .IC or .NODESET statements exist, node voltages are set according to those statements.

2. If the OFF option is set, the terminal voltages of all active devices (BJTs, diodes, MOSFETs, JFETs, MESFETs) that are not set by .IC or .NODESET statements or by sources are set to zero.

3. If any IC parameters are specified in element statements, those initial conditions are set.

4. The resulting voltage settings are used as the initial guess at the operating point.

Use OFF to find an exact solution when performing an operating point analysis in a large circuit, where the majority of device terminals are at zero volts for the operating point solution. You can initialize the terminal voltages for selected active devices to zero by setting the OFF parameter in the element statements for those devices.

After a DC operating point has been found, use the .SAVE statement to store the operating point node voltages in a <design>.ic file. Then use the .LOAD statement to restore the operating point values from the ic file for subsequent analyses.
Setting Initial Conditions for Transient Analysis

If UIC is included in the .TRAN statement, a transient analysis is started using node voltages specified in an .IC statement.

Use the .OP statement to store an estimate of the DC operating point during a transient analysis.

An “internal timestep too small” error message indicates that the circuit failed to converge. The failure can be due to stated initial conditions that make it impossible to calculate the actual DC operating point.
Using DC Initialization and Operating Point Statements

.OP Statement — Operating Point

When an .OP statement is included in an input file, the DC operating point of the circuit is calculated. You can also use the .OP statement to produce an operating point during a transient analysis. Only one .OP statement can appear in a Star-Hspice simulation.

If an analysis is being used which requires an operating point to be calculated, the .OP statement is not required; an operating point calculation will be performed. If a .OP statement is specified and the keyword UIC exists in a .TRAN analysis statement, the time = 0 operating point analysis will be omitted and a warning issued in the output listing.

Syntax

.OP <format> <time> <format> <time>

<table>
<thead>
<tr>
<th>format</th>
<th>Any of the following keywords. (Only the first letter is required. Default = ALL.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALL</td>
<td>Full operating point, including voltage, currents, conductances, and capacitances. This parameter causes voltage/current output for time specified.</td>
</tr>
<tr>
<td>BRIEF</td>
<td>Produces a one line summary of each element’s voltage, current, and power. Current is stated in milliamperes and power in milliwatts.</td>
</tr>
<tr>
<td>CURRENT</td>
<td>Voltage table with element currents and power, a brief summary</td>
</tr>
</tbody>
</table>
Example

The following example calculates operating point voltages and currents for the DC solution, as well as currents at 10 ns, and voltages at 17.5 ns, 20 ns and 25 ns for the transient analysis.

```
.OP .5NS CUR 10NS VOL 17.5NS 20NS 25NS
```

The following example calculates the complete DC operating point solution. A printout of the solution is shown below.

```
.OP
```
Using DC Initialization and Operating Point Statements

**** OPERATING POINT INFORMATION
TNOM = 25.000

TEMP = 25.000

**** OPERATING POINT STATUS IS ALL SIMULATION TIME IS 0.

<table>
<thead>
<tr>
<th>NODE</th>
<th>VOLTAGE</th>
<th>NODE</th>
<th>VOLTAGE</th>
<th>NODE</th>
<th>VOLTAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>+ 0:2</td>
<td>0.</td>
<td>0:3</td>
<td>437.3258M</td>
<td>0:4</td>
<td>455.1343M</td>
</tr>
<tr>
<td>+ 0:5</td>
<td>478.6763M</td>
<td>0:6</td>
<td>496.4858M</td>
<td>0:7</td>
<td>537.8452M</td>
</tr>
<tr>
<td>+ 0:8</td>
<td>555.6659M</td>
<td>0:10</td>
<td>5.0000</td>
<td>0:11</td>
<td>234.3306M</td>
</tr>
</tbody>
</table>

**** VOLTAGE SOURCES

SUBCKT

ELEMENT 0:VNCE 0:VN7 0:VPCE 0:VP7
VOLTS 0. 5.00000 0. -5.00000
AMPS -2.07407U -405.41294P 2.07407U 405.41294P
POWER 0. 2.02706N 0. 2.02706N
TOTAL VOLTAGE SOURCE POWER DISSIPATION = 4.0541 N WATTS

**** BIPOLAR JUNCTION TRANSISTORS

SUBCKT

ELEMENT 0:QN1 0:QN2 0:QN3 0:QN4
MODEL 0:N1 0:N1 0:N1 0:N1
IB 999.99912N 2.00000U 5.00000U 10.00000U
IC -987.65345N -1.97530U -4.93827U -9.87654U
VBE 437.32588M 455.13437M 478.67632M 496.48580M
VCE 437.32588M 17.80849M 23.54195M 17.80948M
VBC 437.32588M 455.13437M 478.67632M 496.48580M
VS 0. 0. 0. 0.
POWER 5.39908N 875.09107N 2.27712U 4.78896U
BETAD -987.65432M -987.65432M -987.65432M -987.65432M
GM 0. 0. 0. 0.
RPI 2.0810E+06 1.0405E+06 416.20796K 208.10396K
RX 250.00000M 250.00000M 250.00000M 250.00000M
RO 2.0810E+06 1.0405E+06 416.20796K 208.10396K
CPI 1.43092N 1.44033N 1.45279N 1.46225N
CMU 954.16927P 960.66843P 969.64689P 977.06866P
CBX 0. 0. 0. 0.
CCS 800.00000P 800.00000P 800.00000P 800.00000P
BETAAC 0. 0. 0. 0.
FT 0. 0. 0. 0.
Element Statement IC Parameter

Use the element statement parameter, IC = <val>, to set DC terminal voltages for selected active devices. The value set by IC = <val> is used as the DC operating point value, as in the DC solution.

Example

```
HXCC 13 20 VIN1 VIN2 IC = 0.5, 1.3
```

The example above describes an H element dependent voltage source with the current through VIN1 initialized to 0.5 mA and the current through VIN2 initialized to 1.3 mA.

.IC and .DCVOLT Initial Condition Statements

The .IC statement or the .DCVOLT statement is used to set transient initial conditions. How it initializes depends upon whether the UIC parameter is included in the .TRAN analysis statement.

When the UIC parameter is specified in the .TRAN statement, Star-Hspice does not calculate the initial DC operating point. In this case, the transient analysis is entered directly. The transient analysis uses the .IC initialization values as part of the solution for timepoint zero (a fixed equivalent voltage source is applied during the calculation of the timepoint zero). The .IC statement is equivalent to specifying the IC parameter on each element statement, but is more convenient. You can still specify the IC parameter, but it does not take precedence over values set in the .IC statement.

When the UIC parameter is not specified in the .TRAN statement, the DC operating point solution is computed before the transient analysis. In this case, the node voltages specified in the .IC statement are fixed for the determination of the DC operating point. For the transient analysis, the initialized nodes are released for the calculation of the second timepoint and later.
Using DC Initialization and Operating Point Statements

DC Initialization and Operating Point Analysis

Syntax

`.IC V(node1) = val1 V(node2) = val2 ...

or

`.DCVOLT V(node1) = val1 V(node2) = val2 ...

where:

val1 ... Specifies voltages. The significance of these specified voltages depends on whether the UIC parameter is specified in the .TRAN statement.

node1 ... Node numbers or node names can include full path names or circuit numbers.

Example

`.IC V(11) = 5 V(4) = -5 V(2) = 2.2

`.DCVOLT 11 5 4 -5 2 2.2

.NODESET Statement

.NODESET initializes specified nodal voltages for a DC operating point analysis. The .NODESET statement often is used to correct convergence problems in DC analysis. Setting the nodes in the circuit to values that are close to the actual DC operating point solution enhances the convergence of the simulation. The simulator uses the NODESET voltages for the first iteration only.

Syntax

`.NODESET V(node1) = val1 <V(node2) = val2 ...>

or

`.NODESET node1 val1 <node2 val2>

node1 ... Node numbers or node names can include full path names or circuit numbers.
Example

```plaintext
.NODESET V(5:SETX) = 3.5V V(X1.X2.VINT) = 1V
.NODESET V(12) = 4.5 V(4) = 2.23
.NODESET 12 4.5 4 2.23 1 1
```

Using .SAVE and .LOAD Statements

Star-Hspice always saves the operating point unless the .SAVE LEVEL = NONE statement is used. The saved operating-point file is restored only if the Star-Hspice input file contains a .LOAD statement.

Any node initialization commands, such as .NODESET and .IC, overwrite the initialization done through a .LOAD command if they appear in the netlist after the .LOAD command. This feature helps you to set particular states for multistate circuits such as flip-flops and still take advantage of the .SAVE command to speed up the DC convergence.

.SAVE and .LOAD continues to work even on changed circuit topologies. Adding or deleting nodes results in a new circuit topology. The new nodes are initialized as if no operating point were saved. References to deleted nodes are ignored. The coincidental nodes are initialized to the values saved from the previous run.

When nodes are initialized to voltages, Star-Hspice inserts Norton equivalent circuits at each initialized node. The conductance value of a Norton equivalent circuit is GMAX = 100. This conductance value might be too large for some circuits.

If using .SAVE and .LOAD does not speed up the simulation or causes problems with the simulation, you can use .OPTION GMAX = 1e-12 to minimize the effect of the Norton equivalent circuits on matrix conductances. Star-Hspice still uses the initialized node voltages for device initialization.
.SAVE Statement

The .SAVE statement stores the operating point of a circuit in a user-specified file. Then you can use the .LOAD statement to input the contents of this file for subsequent simulations to obtain quick DC convergence. The operating point is always saved by default, even if the Star-Hspice input file does not contain a .SAVE statement. To not save the operating point, specify .SAVE LEVEL = NONE.

You can specify that the operating point data be saved as an .IC statement or a .NODESET statement.

Syntax:

```
.DEVICE  <device> <from> <to> <model> <parameters>
```

where:

- **type_keyword** Type of operating point storage desired. The type can be one of the following. Default: NODESET.
  - .NODESET Stores the operating point as a .NODESET statement. In subsequent simulations, all node voltages are initialized to these values if the .LOAD statement is used. Assuming incremental changes in circuit conditions, DC convergence should be achieved in a few iterations.
  - .IC Causes the operating point to be stored as a .IC statement. In subsequent simulations, node voltages are initialized to these values if .LOAD is included in the netlist file.

- **save_file** Name of the file in which the DC operating point data is stored. The default is `<design>.ic`. 

```
.DEVICE  <device> <from> <to> <model> <parameters>
```
DC Initialization and Operating Point Analysis

For a parameter or temperature sweep, only the first operating point is saved. For example, if the Star-Hspice input netlist file contains the statement

```
.TEMP -25 0 25
```

the operating point corresponding to .TEMP -25 is saved.

**.LOAD Statement**

Use the .LOAD statement to input the contents of a file stored with the .SAVE statement. Files stored with the .SAVE statement contain operating point information for the point in the analysis at which the .SAVE was executed.

Do not use the .LOAD command for concatenated netlist files.

**Syntax**

```
.LOAD <FILE = load_file>
```

`load_file` Name of the file in which an operating point for the circuit under simulation was saved using .SAVE. The default is `<design>.ic`, where `design` is the root name of the design.
.DC Statement—DC Sweeps

The .DC statement is used in DC analysis to:

- Sweep any parameter value
- Sweep any source value
- Sweep temperature range
- Perform a DC Monte Carlo analysis (random sweep)
- Perform a DC circuit optimization
- Perform a DC model characterization

The format for the .DC statement depends on the application in which it is used, as shown in the following examples:

Syntax

**Sweep or parameterized sweep:**

```
.DC var1 START = start1 STOP = stop1 STEP = incr1
```

or

```
.DC var1 START = <param_expr1> STOP = <param_expr2> + STEP = <param_expr3>
```

or

```
.DC var1 start1 stop1 incr1 <SWEEP var2 type np start2 stop2>
```

or

```
.DC var1 start1 stop1 incr1 <var2 start2 stop2 incr2>
```

**Data driven sweep:**

```
.DC var1 type np start1 stop1 <SWEEP DATA = datanm>
```

or

```
.DC DATA = datanm<SWEEP var2 start2 stop2 incr2>
```

or

```
.DC DATA = datanm
```
Monte Carlo:

```
.DC var1 type np start1 stop1 <SWEEP MONTE = val>
```

or

```
.DC MONTE = val
```

Optimization:

```
.DC DATA = datanm OPTIMIZE = opt_par_fun
+    RESULTS = measnames MODEL = optmod
```

or

```
.DC var1 start1 stop1 SWEEP OPTIMIZE = OPTxxx
+    RESULTS = measname MODEL = optmod
```

The .DC statement keywords and parameters have the following descriptions:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATA = datanm</td>
<td>Datanm is the reference name of a .DATA statement.</td>
</tr>
<tr>
<td>incr1 …</td>
<td>Voltage, current, element, model parameters, or temperature increment values</td>
</tr>
<tr>
<td>MODEL</td>
<td>Specifies the optimization reference name used in the .MODEL OPT statement used in an optimization analysis</td>
</tr>
<tr>
<td>MONTE = val</td>
<td>Produces a number val of randomly generated values, which are used to select parameters from a distribution. The distribution can be Gaussian, Uniform, or Random Limit.</td>
</tr>
<tr>
<td>np</td>
<td>Number of points per decade or per octave, or just number of points depending on the preceding keyword.</td>
</tr>
<tr>
<td>OPTIMIZE</td>
<td>Specifies the parameter reference name used for optimization in the .PARAM statement</td>
</tr>
<tr>
<td>RESULTS</td>
<td>Specifies the measure name used for optimization in the .MEASURE statement</td>
</tr>
</tbody>
</table>
### .DC Statement—DC Sweeps

#### DC Initialization and Operating Point Analysis

| start1 … | Starting voltage, current, element, model parameters, or temperature values  
|          | If type variation “POI” (list of points) is used, a list of parameter values, instead of “start stop” is specified. |
| stop1 …  | Final voltage, current, any element, model parameter, or temperature values |

**Sweep**

Keyword to indicate a second sweep has different type of variation (DEC, OCT, LIN, POI, DATA statement, or MONTE = val)

**TEMP**

Keyword to indicate a temperature sweep

**type**

Can be any of the following keywords:
- DEC — decade variation
- OCT — octave variation
- LIN — linear variation
- POI — list of points

**var1 …**

Name of an independent voltage or current source, any element or model parameter, or the keyword TEMP (indicating a temperature sweep). Star-Hspice supports source value sweep, referring to the source name (SPICE style). However, if parameter sweep, a .DATA statement, and temperature sweep are selected, a parameter name must be chosen for the source value and subsequently referred to in the .DC statement. The parameter name cannot start with V or I.
Example
The following example causes the value of the voltage source VIN to be swept from 0.25 volts to 5.0 volts in increments of 0.25 volts.
```
.DC VIN 0.25 5.0 0.25
```
The following example invokes a sweep of the drain-to-source voltage from 0 to 10 V in 0.5 V increments at VGS values of 0, 1, 2, 3, 4, and 5 V.
```
.DC VDS 0 10 0.5 VGS 0 5 1
```
The following example asks for a DC analysis of the circuit from -55°C to 125°C in 10°C increments.
```
.DC TEMP -55 125 10
```
As a result of the following script, a DC analysis is conducted at five temperatures: 0, 30, 50, 100° and 125°C.
```
.DC TEMP POI 5 0 30 50 100 125
```
In the following example, a DC analysis is performed on the circuit at each temperature value, which results from a linear temperature sweep from 25°C to 125°C (five points), sweeping a resistor value called xval from 1 k to 10 k in 0.5 k increments.
```
.DC xval 1k 10k .5k SWEEP TEMP LIN 5 25 125
```
The example below specifies a sweep of the value par1 from 1 k to 100 k by 10 points per decade.
```
.DC DATA = datanm SWEEP par1 DEC 10 1k 100k
```
The next example also requests a DC analysis at specified parameters in the .DATA statement referenced by the .DATA statement reference name datanm. Parameter par1 also is swept from 1k to 100k by 10 points per decade.
```
.DC par1 DEC 10 1k 100k SWEEP DATA = datanm
```
The final example invokes a DC sweep of the parameter par1 from 1k to 100k by 10 points per decade, using 30 randomly generated (Monte Carlo) values.
```
.DC par1 DEC 10 1k 100k SWEEP MONTE = 30
```
Schmitt Trigger Example

*file: bjtschmt.sp  bipolar schmitt trigger
options post = 2
vcc 6 0 dc 12
vin 1 0 dc 0 pwl(0,0 2.5u,12 5u,0)
cb1 2 4 .1pf
rc1 6 2 1k
rc2 6 5 1k
rb1 2 4 5.6k
rb2 4 0 4.7k
re 3 0 .47k
*
diode 0 1 dmod
q1 2 1 3 bmod 1 ic = 0,8
q2 5 4 3 bmod 1 ic = .5,0.2
*
.dc vin 0,12,.1
*
.model dmod d is = 1e-15 rs = 10
.model bmod npn is = 1e-15 bf = 80 tf = 1n
+ cjc = 2pf cje = 1pf rc = 50 rb = 100 vaf = 200
.plot v(1) v(5)
.graph dc model = schmittplot input = v(1) output = v(5) 4.0
5.0
.model schmittplot plot xscal = 1 yscal = 1 xmin = .5u
xmax = 1.2u
.end
Using Other DC Analysis Statements

Star-Hspice provides the following additional DC analysis statements. Each of these statements uses the DC equivalent model of the circuit for its analysis functions. For .PZ, capacitors and inductors are included in the equivalent circuit.

.PZ Performs pole/zero analysis (.OP specification is not required)

.SENS Obtains the DC small-signal sensitivities of specified output variables with respect to circuit parameters (.OP specification is not required)

.TF Calculates the DC small-signal value of a transfer function (the ratio of an output variable to an input source). An .OP specification is not required.

Star-Hspice also provides a set of DC control options and DC initialization statements that allow for the modeling of resistive parasitics and the initialization of nodes. These enhance the convergence properties and the accuracy of the simulation. This section describes how to perform DC-related small signal analysis.

.SENS Statement — DC Sensitivity Analysis

If a .SENS statement is included in the input file, Star-Hspice determines the DC small-signal sensitivities of each specified output variable relative to every circuit parameter. The sensitivity measurement is the partial derivative of each output variable with respect to the value of a given circuit element, taken at the operating point and normalized to the total change in output magnitude. Therefore, the sum of the sensitivities of all elements is 100%. Sensitivities are calculated for resistors, voltage sources, current sources, diodes, BJTs, and MOSFETs (Level49 and Level53, Version=3.22).

You can perform only one .SENS analysis per simulation. If more than one .SENS statement is present, only the last one is run.
Using Other DC Analysis Statements

DC Initialization and Operating Point Analysis

Syntax

.SENS ov1 <ov2 ...>

ovl ov2 ...

Branch currents or nodal voltage for DC component sensitivity analysis

Example

.SENS V(9) V(4,3) V(17) I(VCC)

Note: The .SENS statement can generate very large amounts of output for large circuits.

.TF Statement — DC Small-Signal Transfer Function Analysis

The transfer function statement (.TF) defines the small-signal output and input for DC small-signal analysis. When the .TF statement is included, Star-Hspice computes the DC small-signal value of the transfer function (output/input), input resistance, and output resistance.

Syntax

.TF ov srcnam

where:

ov Small-signal output variable

srcnam Small-signal input source

Example

.TF V(5,3) VIN
.TF I(VLOAD) VIN

For the first example, Star-Hspice computes the ratio of V(5,3) to VIN, the small-signal input resistance at VIN, to the small-signal output resistance
measured across nodes 5 and 3. Only one .TF statement can be used per simulation. If more than one .TF statement is present, only the last is performed.

**.PZ Statement— Pole/Zero Analysis**

**Syntax**

```
.PZ ov srcnam
```

where:

- `ov` Output variable: a node voltage V(n), or branch current I(element)
- `srcnam` Input source: an independent voltage or current source name

**Example**

```
.PZ V(10) VIN
.PZ I(RL) ISORC
```

See “Performing Pole/Zero Analysis” on page 18-1 for complete information about pole/zero analysis.
Setting DC Initialization Control Options

The DC operating point analysis control options control the DC convergence properties, as well as simulation algorithms. Many of these options also affect transient analysis because DC convergence is an integral part of transient convergence. The absolute and relative voltages, the current tolerances, and the matrix options should be considered for both DC and transient convergence.

Options are specified in .OPTIONS statements. The .OPTIONS statement is discussed in “Specifying Simulation Options” on page 9-1.

The following options are associated with controlling DC analysis. They are described in this section.

<table>
<thead>
<tr>
<th>Option</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABSTOL</td>
<td>Sets the absolute node voltage error tolerance for DC and transient analysis. Decrease ABSTOL if accuracy is more important than convergence time.</td>
</tr>
<tr>
<td>CAPTAB</td>
<td>Prints table of single plate nodal capacitance for diodes, BJTs, MOSFETs, JFETs and passive capacitors at each operating point.</td>
</tr>
</tbody>
</table>

Some of these options also are used in DC and AC analysis. Many of these options also affect the transient analysis, because DC convergence is an integral part of transient convergence. Transient analysis is discussed in “Performing Transient Analysis” on page 11-1.

Option Descriptions

**ABSTOL = x**

Sets the absolute node voltage error tolerance for DC and transient analysis. Decrease ABSTOL if accuracy is more important than convergence time.

**CAPTAB**

Prints table of single plate nodal capacitance for diodes, BJTs, MOSFETs, JFETs and passive capacitors at each operating point.
**CSHDC**

The same option as CSHUNT, but is used only with option CONVERGE.

**DCCAP**

Used to generate C-V plots and to print out the capacitance values of a circuit (both model and element) during a DC analysis. C-V plots are often generated using a DC sweep of the capacitor. Default = 0 (off).

**DCFOR = x**

Used in conjunction with the DCHOLD option and the .NODESET statement to enhance the DC convergence properties of a simulation. DCFOR sets the number of iterations that are to be calculated after a circuit converges in the steady state. Since the number of iterations after convergence is usually zero, DCFOR adds iterations (and computational time) to the calculation of the DC circuit solution. DCFOR helps ensure that a circuit has actually, not falsely, converged. Default = 0.

**DCHOLD = x**

DCFOR and DCHOLD are used together for the initialization process of a DC analysis. They enhance the convergence properties of a DC simulation. DCFOR and DCHOLD work together with the .NODESET statement. The DCHOLD option specifies the number of iterations a node is to be held at the voltage values specified by the .NODESET statement. The effects of DCHOLD on convergence differ according to the DCHOLD value and the number of iterations needed to obtain DC convergence.
If a circuit converges in the steady state in fewer than DCHOLD iterations, the DC solution includes the values set by the .NODESET statement. However, if the circuit requires more than DCHOLD iterations to converge, the values set in the .NODESET statement are ignored and the DC solution is calculated with the .NODESET fixed source voltages open circuited. Default = 1.

\[ DCSTEP = x \]

Used to convert DC model and element capacitors to a conductance to enhance DC convergence properties. The value of the element capacitors are all divided by DCSTEP to obtain a DC conductance model. Default = 0 (seconds).

\[ DV = x \]

The maximum iteration-to-iteration voltage change for all circuit nodes in both DC and transient analysis. Values of 0.5 to 5.0 can be necessary for some high-gain bipolar amplifiers to achieve a stable DC operating point. CMOS circuits frequently require a value of about 1 volt for large digital circuits. Default = 1000 (or 1e6 if DCON = 2).

\[ GRAMP = x \]

Value is set by Star-Hspice during the autoconvergence procedure. GRAMP is used in conjunction with the GMINDC convergence control option to find the smallest value of GMINDC that results in DC convergence. GMINDC is described in “Convergence Control Option Descriptions” on page 10-36.

GRAMP specifies the conductance range over which GMINDC is to be swept during a DC operating point analysis. Star-Hspice substitutes values of GMINDC over this range and simulates at each value. It then picks the lowest value of GMINDC that resulted in the circuit converging in the steady state.
If GMINDC is swept between 1e-12 mhos (the default) and 1e-6 mhos, GRAMP is set to 6 (the value of the exponent difference between the default and the maximum conductance limit). In this case, GMINDC is first set to 1e-6 mhos, and the circuit is simulated. If convergence is achieved, GMINDC is next set to 1e-7 mhos, and the circuit is simulated again. The sweep continues until a simulation has been performed at all values on the GRAMP ramp. If the combined conductance of GMINDC and GRAMP is greater than 1e-3 mho, a false convergence can occur. Default = 0.

**GSHUNT**  
Conductance added from each node to ground. The default value is zero. Add a small GSHUNT to each node to possibly solve “Timestep too small” problems caused by high frequency oscillations or by numerical noise.

**ICSWEEP**  
For a parameter or temperature sweep, saves the results of the current analysis for use as the starting point in the next analysis in the sweep. When ICSWEEP = 1, the current results are used in the next analysis. When ICSWEEP = 0, the results of the current analysis are not used in the next analysis. Default = 1.

**ITL1 = x**  
Sets the maximum DC iteration limit. Increasing this value is unlikely to improve convergence for small circuits. Values as high as 400 have resulted in convergence for certain large circuits with feedback, such as operational amplifiers and sense amplifiers. Something is usually wrong with a model if more than 100 iterations are required for convergence. Set .OPTION ACCT to obtain a listing of how many iterations are required for an operating point. Default = 200.
**ITL2 = val**

Sets the DC transfer curve iteration limit. Increasing the iteration limit can be effective in improving convergence only on very large circuits.

Default = 50.

**KCLTEST**

Activates the KCL test (Kirchhoff’s Current Law) function. This test results in a longer simulation time, especially for large circuits, but provides a very accurate check of the solution. Default = 0.

When set to 1, Star-Hspice sets the following options:

- RELMOS and ABSMOS options are set to 0 (off).
- ABSI is set to 1e-16 A.
- RELI is set to 1e-6.

To satisfy the KCL test, the following condition must be satisfied for each node:

\[
|\Sigma i_b| < RELI \cdot \Sigma |i_b| + ABSI
\]

where the \(i_b\)s are the node currents.

**MAXAMP = x**

Sets the maximum current through voltage defined branches (voltage sources and inductors). If the current exceeds the MAXAMP value, an error is issued. Default = 0.0.

**NEWTOL**

Calculates one more iterations past convergence for every DC solution and timepoint circuit solution calculated. When NEWTOL is not set, once convergence is determined, the convergence routine is ended and the next program step begun.

Default = 0.

**NOPIV**

Prevents Star-Hspice from switching automatically to pivoting matrix factorization when a nodal conductance is less than PIVTOL. NOPIV inhibits pivoting. Also see PIVOT.
**OFF**

Initializes the terminal voltages of all active devices to zero if they are not initialized to other values. For example, if the drain and source nodes of a transistor are not both initialized using .NODESET or .IC statements or by connecting them to sources, then the OFF option initializes all of the nodes of the transistor to zero. The OFF option is checked before element IC parameters, so if an element IC parameter assignment exists for a particular node, the node is initialized to the element IC parameter value even if it was previously set to zero by the OFF option. (The element parameter OFF can be used to initialize the terminal voltages to zero for particular active devices).

The OFF option is used to help find exact DC operating point solutions for large circuits.

**PIVOT = x**

Provides different pivoting algorithm selections. These can be used effectively to reduce simulation time and achieve convergence in circuits that produce hard-to-solve matrix equations. The pivot algorithm is selected by setting PIVOT to one of the following values:

- 0 Original nonpivoting algorithm
- 1 Original pivoting algorithm
- 2 Pick largest pivot in row algorithm
- 3 Pick best in row algorithm
- 10 Fast nonpivoting algorithm, more memory required
- 11 Fast pivoting algorithm, more memory required than for PIVOT values less than 11
Setting DC Initialization Control Options

- 12 Pick largest pivot in row algorithm, more memory required than for PIVOT values less than 12
- 13 Fast best pivot: faster, more memory required than for PIVOT values less than 13

Default = 10.

The fastest algorithm is PIVOT = 13, which can improve simulation time by up to ten times on very large circuits. However, the PIVOT = 13 option requires substantially more memory for the simulation. Some circuits with large conductance ratios, such as switching regulator circuits, might need pivoting. If PIVTOT = 0, Star-Hspice automatically changes from nonpivoting to a row pivot strategy upon detection of any diagonal matrix entry less than PIVTOL. This strategy provides the time and memory advantages of nonpivoting inversion, while avoiding unstable simulations and incorrect results. Use .OPTION NOPIV to prevent pivoting from being used under any circumstances. For very large circuits, PIVOT = 10, 11, 12, or 13 can require excessive memory.

If Star-Hspice switches to pivoting during a simulation, the message “pivot change on the fly” is printed, followed by the node numbers causing the problem. Use .OPTION NODE to obtain a node-to-element cross reference.

SPARSE is the same as PIVOT.

PIVREF

Pivot reference. Used in PIVOT = 11, 12, 13 to limit the size of the matrix. Default = 1e+8.
PIVREL = \( x \)
Sets the maximum/minimum row/matrix ratio. Use only for PIVOT = 1. Large values for PIVREL can result in very long matrix pivot times. If the value is too small, however, no pivoting occurs. It is best to start with small values of PIVREL, using an adequate but not excessive value for convergence and accuracy. Default = 1E-20 (max = 1e-20, min = 1).

PIVTOL = \( x \)
Sets the absolute minimum value for which a matrix entry is accepted as a pivot. PIVTOL is used as the minimum conductance in the matrix when PIVOT = 0. Default = 1.0e-15.

---

**Note:** PIVTOL should always be less than GMIN or GMINDC. Values approaching 1 yield increased pivot.

RESMIN = \( x \)
Specifies the minimum resistance value for all resistors, including parasitic and inductive resistances. Default = 1e-5 (ohm). Range: 1e-15 to 10 ohm.
SPARSE = x

Provides different pivoting algorithm selections. These can be used effectively to reduce simulation time and achieve convergence in circuits that produce hard-to-solve matrix equations. The pivot algorithm is selected by setting PIVOT to one of the following values:

- 0 Original nonpivoting algorithm
- 1 Original pivoting algorithm
- 2 Pick largest pivot in row algorithm
- 3 Pick best in row algorithm
- 10 Fast nonpivoting algorithm, more memory required
- 11 Fast pivoting algorithm, more memory required than for PIVOT values less than 11
- 12 Pick largest pivot in row algorithm, more memory required than for PIVOT values less than 12
- 13 Fast best pivot: faster, more memory required than for PIVOT values less than 13

Default = 10.

The fastest algorithm is PIVOT = 13, which can improve simulation time by up to ten times on very large circuits. However, the PIVOT = 13 option requires substantially more memory for the simulation. Some circuits with large conductance ratios, such as switching regulator circuits, might need pivoting. If PIVTOT = 0, Star-Hspice automatically changes from nonpivoting to a row pivot strategy upon detection of any diagonal matrix entry less than PIVTOL. This strategy provides the time and memory advantages of nonpivoting inversion, while avoiding unstable simulations and incorrect results. Use .OPTION NOPIV to prevent pivoting from being used under any circumstances.
For very large circuits, PIVOT = 10, 11, 12, or 13 can require excessive memory.

If Star-Hspice switches to pivoting during a simulation, the message “pivot change on the fly” is printed, followed by the node numbers causing the problem. Use .OPTION NODE to obtain a node-to-element cross reference.

SPARSE is the same as PIVOT.

Pole/Zero Analysis Options

Control options are set using the .OPTIONS statement. The following are the control options used in pole/zero analysis.

\[
\begin{align*}
CSCAL & \quad \text{Sets the capacitance scale. Capacitances are multiplied by CSCAL. Default = } 1e+12. \\
FMAX & \quad \text{Sets the limit for maximum pole and zero frequency value.} \\
& \quad \text{Default = } 1.0e+12 \cdot FSCAL. \\
FSCAL & \quad \text{Sets the frequency scale. Frequency is multiplied by FSCAL. Default = } 1e-9. \\
GSCAL & \quad \text{Sets the conductance scale. Conductances are multiplied by GSCAL. Resistances are divided by GSCAL. Default = } 1e+3. \\
ITLPZ & \quad \text{Sets the pole/zero analysis iteration limit. Default = } 100. 
\end{align*}
\]
**LSCALE**
Sets inductance scale. Inductances are multiplied by LSCALE. Default = 1e+6.

The scale factors must satisfy the following relations:

\[
GSCA = CSCALE \cdot FSCALE
\]

\[
GSCALE = \frac{1}{LSCALE} \cdot FSCALE
\]

If scale factors are changed, it might be necessary to modify the initial Muller points (X0R, X0I), (X1R, X1I) and (X2R, X2I), even though Star-Hspice multiplies initial values by (1e-9/GSCALE).

**PZABS**
Sets absolute tolerances for poles and zeros. This option affects the low frequency poles or zeros. It is used as follows:

If \(|X_{real}| + |X_{imag}| < PZABS\),

then \(X_{real} = 0\) and \(X_{imag} = 0\).

It is also used for convergence tests. Default = 1e-2.

**PZTOL**
Sets the relative error tolerance for poles or zeros. Default = 1.0e-6.

**RITOL**
Sets the minimum ratio value for (real/imaginary) or (imaginary/real) parts of the poles or zeros. RITOL is used as follows:

If \(|X_{imag}| \leq RITOL \cdot |X_{real}|\), then \(X_{imag} = 0\)

If \(|X_{real}| \leq RITOL \cdot |X_{imag}|\), then \(X_{real} = 0\)

Default = 1.0e-6.
The three complex starting points in the Muller pole/zero analysis algorithm are:

\((X0R,X0I)\), \(X0R = -1.23456e6 \quad X0I = 0.0\)
\((X1R,X1I)\), \(X1R = -1.23456e5 \quad X1I = 0.0\)
\((X2R,X2I)\), \(X2R = +.23456e6 \quad X2I = 0.0\)

These initial points are multiplied by FSCAL.
Specifying Accuracy and Convergence

Convergence is defined as the ability to obtain a solution to a set of circuit equations within a given tolerance criteria. In numerical circuit simulation, the designer specifies a relative and absolute accuracy for the circuit solution and the simulator iteration algorithm attempts to converge onto a solution that is within these set tolerances.

Accuracy Tolerances

Star-Hspice uses accuracy tolerance specifications to help assure convergence by determining whether or not to exit the convergence loop. For each iteration of the convergence loop, Star-Hspice takes the value of the previously calculated solution and subtracts it from the present solution, then compares this result with the accuracy tolerances.

\[
|V_n^k - V_{n-1}^k| \leq \text{accuracy tolerance}
\]

where

- \(V_n^k\) is the solution at timepoint \(n\) and iteration \(k\)
- \(V_{n-1}^k\) is the solution at timepoint \(n\) and iteration \(k - 1\)

Absolute and Relative Accuracy Tolerances

As shown in Table 10-1, Star-Hspice defaults to specific absolute and relative values. You can change these tolerance levels so that simulation time is not excessive and accuracy is not compromised. The options in the table are described in the following section.

<table>
<thead>
<tr>
<th>Type</th>
<th>Option</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nodal Voltage Tolerances</td>
<td>ABSVDC</td>
<td>50 (\mu)V</td>
</tr>
<tr>
<td></td>
<td>RELVDC</td>
<td>.001</td>
</tr>
</tbody>
</table>
Nodal voltages and element currents are compared to the values from the previous iteration. If the absolute value of the difference is less than ABSVDC or ABSI, the node or element is considered to be convergent. ABSV and ABSI set the floor value below which values are ignored. Values above the floor use the relative tolerances of RELVDC and RELI. If the iteration-to-iteration absolute difference is less than these tolerances, then it is considered to be convergent. ABSMOS and RELMOS are the tolerances for MOSFET drain currents.

The number of iterations required is directly affected by the value of the accuracy settings. If the accuracy tolerances are tight, a longer time is required to converge. If the accuracy setting is too loose, the resulting solution can be inaccurate and unstable.

Table 10-2 shows an example of the relationship between the RELVDC value and the number of iterations.

**Table 10-1: Absolute and Relative Accuracy Tolerances**

<table>
<thead>
<tr>
<th>Type</th>
<th>Option</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current Element Tolerances</td>
<td>ABSI</td>
<td>1 nA</td>
</tr>
<tr>
<td></td>
<td>RELI</td>
<td>.01</td>
</tr>
<tr>
<td></td>
<td>ABSMOS</td>
<td>1 uA</td>
</tr>
<tr>
<td></td>
<td>RELMOS</td>
<td>.05</td>
</tr>
</tbody>
</table>

**Table 10-2: RELV vs. Accuracy and Simulation Time for 2 Bit Adder**

<table>
<thead>
<tr>
<th>RELVDC</th>
<th>Iteration</th>
<th>Delay (ns)</th>
<th>Period (ns)</th>
<th>Fall time (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>.001</td>
<td>540</td>
<td>31.746</td>
<td>14.336</td>
<td>1.2797</td>
</tr>
<tr>
<td>.005</td>
<td>434</td>
<td>31.202</td>
<td>14.366</td>
<td>1.2743</td>
</tr>
<tr>
<td>.01</td>
<td>426</td>
<td>31.202</td>
<td>14.366</td>
<td>1.2724</td>
</tr>
<tr>
<td>.02</td>
<td>413</td>
<td>31.202</td>
<td>14.365</td>
<td>1.3433</td>
</tr>
</tbody>
</table>
Accuracy Control Options

Star-Hspice is shipped with control option settings designed to maximize accuracy without significantly degrading performance. The options and their settings are discussed in “Controlling Simulation Speed and Accuracy” on page 11-26.

Convergence Control Option Descriptions

The options listed below are described in this section.

- \(ABSH = x\) Sets the absolute current change through voltage defined branches (voltage sources and inductors). In conjunction with DI and RELH, \(ABSH\) is used to check for current convergence. Default = 0.0.

<table>
<thead>
<tr>
<th>RELVDC</th>
<th>Iteration</th>
<th>Delay (ns)</th>
<th>Period (ns)</th>
<th>Fall time (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>.05</td>
<td>386</td>
<td>31.203</td>
<td>14.365</td>
<td>1.3315</td>
</tr>
<tr>
<td>.1</td>
<td>365</td>
<td>31.203</td>
<td>14.363</td>
<td>1.3805</td>
</tr>
<tr>
<td>.2</td>
<td>354</td>
<td>31.203</td>
<td>14.363</td>
<td>1.3908</td>
</tr>
<tr>
<td>.3</td>
<td>354</td>
<td>31.203</td>
<td>14.363</td>
<td>1.3909</td>
</tr>
<tr>
<td>.4</td>
<td>341</td>
<td>31.202</td>
<td>14.363</td>
<td>1.3916</td>
</tr>
<tr>
<td>.4</td>
<td>344</td>
<td>31.202</td>
<td>14.362</td>
<td>1.3904</td>
</tr>
</tbody>
</table>
**ABSI = x**

Sets the absolute branch current error tolerance in diodes, BJTs, and JFETs during DC and transient analysis. Decrease ABSI if accuracy is more important than convergence time.

If you want an analysis with currents less than 1 nanoamp, change ABSI to a value at least two orders of magnitude smaller than the minimum expected current.

Default: 1e-9 for KCLTEST = 0, 1e-16 for KCLTEST = 1

**ABSMOS = x**

Current error tolerance used for MOSFET devices in both DC and transient analysis. Star-Hspice uses the ABSMOS setting to determine if the drain-to-source current solution has converged. If the difference between the last and the present iteration’s drain-to-source current is less than ABSMOS, or if it is greater than ABSMOS, but the percent change is less than RELMOS, the drain-to-source current is considered converged. Star-Hspice then checks the other accuracy tolerances and, if all indicate convergence, the circuit solution at that timepoint is considered solved, and the next timepoint solution is calculated. For low power circuits, optimization, and single transistor simulations, set ABSMOS = 1e-12. Default = 1e-6 (amperes).
**ABSVDC = x**
Sets the absolute minimum voltage for DC and transient analysis. Decrease ABSVDC if accuracy is of more concern than convergence. If voltages less than 50 microvolts are required, ABSVDC can be reduced to two orders of magnitude less than the smallest desired voltage. This ensures at least two digits of significance. Typically ABSVDC need not be changed unless the circuit is a high voltage circuit. For 1000-volt circuits, a reasonable value can be 5 to 50 millivolts. Default = VNTOL (VNTOL default = 50 µV).

**CONVERGE**
Invokes different methods for solving nonconvergence problems

- **CONVERGE = -1**
  together with DCON = -1, disables autoconvergence

- **CONVERGE = 1**
  uses the Damped Pseudo Transient Algorithm. If the simulation fails to converge within the amount of CPU time set by the CPTIME control option, the simulation halts.

- **CONVERGE = 2**
  uses a combination of DCSTEP and GMINDC ramping

- **CONVERGE = 3**
  invokes the source stepping method

Even if it is not set in an .OPTIONS statement, the CONVERGE option is activated in the event of a matrix floating point overflow, or a timestep too small error. Default = 0.

In the event of a matrix floating point overflow, Star-Hspice sets CONVERGE = 1.
In the case of convergence problems, Star-Hspice automatically sets DCON = 1 and the following calculations are made:

\[ DV = \max\left(0.1, \frac{V_{\max}}{50}\right), \text{ if } DV = 1000 \]

\[ GRAMP = \max\left(6, \log_{10}\left(\frac{I_{\max}}{GMINDC}\right)\right) \]

\[ ITL1 = ITL1 + 20 \cdot GRAMP \]

where \( V_{\max} \) is the maximum voltage and \( I_{\max} \) is the maximum current.

If convergence problems still exist, Star-Hspice sets DCON = 2, which is the same as the above except \( DV = 1e6 \). The above calculations are used for DCON = 1 or 2. DCON = 1 is automatically invoked if the circuit fails to converge. DCON = 2 is invoked if DCON = 1 fails.

If the circuit contains uninitialized flip-flops or discontinuous models, the simulation might be unable to converge. Setting DCON = -1 and CONVERGE = -1 disables the autoconvergence algorithm and provides a list of nonconvergent nodes and devices.

**DCTRAN**

DCTRAN is an alias for CONVERGE. See CONVERGE.

**DI = x**

Sets the maximum iteration to iteration current change through voltage defined branches (voltage sources and inductors). This option is only applicable when the value of the ABSH control option is greater than 0. Default = 0.0.
GMAX = x
The conductance in parallel with the current source used for .IC and .NODESET initialization conditions circuitry. Some large bipolar circuits can require GMAX set to 1 for convergence. Default = 100 (mho).

GMINDC = x
A conductance that is placed in parallel with all pn junctions and all MOSFET nodes except gate (see Figure 6-4 for details) for DC analysis. GMINDC helps overcome DC convergence problems caused by low values of off conductance for pn junctions and MOSFET devices. GRAMP can be used to reduce GMINDC by one order of magnitude for each step. GMINDC can be set between 1e-4 and PIVTOL. Default = 1e-12.

Large values of GMINDC can cause unreasonable circuit response. If large values are required for convergence, a bad model or circuit is suspect. In the event of a matrix floating point overflow, if GMINDC is 1.0e-12 or less, Star-Hspice sets it to 1.0e-11.

GMINDC is manipulated by Star-Hspice in autoconverge mode, as described in the “Autoconverge Process” on page 10-42.

RELH = x
Sets relative current tolerance through voltage defined branches (voltage sources and inductors). It is used to check current convergence. This option is applicable only if the value of the ABSH control option is greater than zero. Default = 0.05.
**RELI = x**  
Sets the relative error tolerance for current from iteration-to-iteration to determine convergence for all currents in diode, BJT, and JFET devices. (RELMOS sets the tolerance for MOSFETs). This is the change in current from the value calculated at the previous timepoint. Default = 0.01 for KCLTEST = 0, 1e-6 for KCLTEST = 1.

**RELMOS = x**  
Sets the relative drain-to-source current error tolerance from iteration-to-iteration to determine convergence for currents in MOSFET devices. (RELI sets the tolerance for other active devices.) This is the change in current from the value calculated at the previous timepoint. RELMOS is only considered when the current is greater than the floor value, ABSMOS. Default = 0.05.

**RELV = x**  
Sets the relative error tolerance for voltages. When voltages or currents exceed their absolute tolerances, the RELV test is used to determine convergence. Increasing RELV increases the relative error. In general, RELV should be left at its default value. RELV controls simulator charge conservation. For voltages, RELV is the same as RELTOL. Default = 1e-3.

**RELVDC = x**  
Sets the relative error tolerance for voltages. When voltages or currents exceed their absolute tolerances, the RELVDC test is used to determine convergence. Increasing RELVDC increases the relative error. In general, RELVDC should be left at its default value. RELVDC controls simulator charge conservation. Default = RELTOL (RELTOL default = 1e-3).
Autoconverge Process

If convergence is not achieved in the number of iterations set by ITL1, Star-Hspice initiates an autoconvergence process, in which it manipulates DCON, GRAMP, and GMINDC, as well as CONVERGE in some cases. The autoconverge process is illustrated in Figure 10-3.

Notes:

1. Setting .OPTIONS DCON = -1 disables steps 2 and 3.
3. Setting .OPTIONS DCON = -1 CONVERGE = -1 disables steps 2, 3, and 4.
4. If you set the DV option to a value different from the default value, the value you set for DV is used in step 2, but DV is changed to 1e6 in step 3.
5. Setting GRAMP in an .OPTIONS statement has no effect on the autoconverge process. The autoconverge process sets GRAMP independently.
6. If you specify a value for GMINDC in an .OPTIONS statement, GMINDC is ramped to the value you set instead of to 1e-12 in steps 2 and 3.

DCON and GMINDC

GMINDC is important in stabilizing the circuit during DC operating point analysis. For MOSFETs, GMINDC helps stabilize the device in the vicinity of the threshold region. GMINDC is inserted between drain and bulk, source and bulk, and drain and source. The drain to source GMINDC helps linearize the transition from cutoff to weakly on, helps smooth out model discontinuities, and compensates for the effects of negative conductances.

The pn junction insertion of GMINDC in junction diodes linearizes the low conductance region so that the device behaves like a resistor in the low conductance region. This prevents the occurrence of zero conductance and improves the convergence of the circuit.
Figure 10-3: Autoconvergence Process Flow Diagram

Start

Iterate

Converged?

Y

STEP 1
Iterates up to ITL1 limit

Y

Results

N

Try DCON = 1

Converged?

Y

STEP 2
Sets DCON = 1
If DV = 1000, sets DV from 1000 to max(0.1, Vmax/50)
Sets GRAMP = (Imax/GMINDC)
Ramps GMINDC from GMINDC \cdot 10^{GRAMP} to 1e-12

Y

Results

N

Try DCON = 2

Converged?

Y

STEP 3
Sets DCON = 2
Relaxes DV to 1e6
Sets GRAMP = (Imax/GMINDC)
Ramps GMINDC from GMINDC \cdot 10^{GRAMP} to 1e-12

Y

Results

N

Try CONVERGE = 1

Converged?

Y

STEP 4
Adds CSHDC and GSHUNT from each node to ground
Ramps supplies from zero to set values
Removes CSHDC and GSHUNT after DC convergence and iterates further to a stable DC bias point

Y

Results

N

Nonconvergence report
DCON is an option that Star-Hspice sets automatically in case of nonconvergence. It invokes the GMINDC ramping process in steps 2 and 3 in Figure 10-3. GMINDC is shown for various elements in Figure 10-4.

**Figure 10-4: GMINDC Insertion**

- Diode element
- BJT element
- MOSFET element
- JFET or MESFET element
Reducing DC Errors

You can reduce DC errors by performing the following steps.

1. Check topology, set .OPTION NODE to get a nodal cross reference listing if you are in doubt.
   - Are all MOS p-channel substrates connected to VCC or positive supplies?
   - Are all MOS n-channel substrates connected to GND or negative supplies?
   - Are all vertical NPN substrates connected to GND or negative supplies?
   - Are all lateral PNP substrates connected to negative supplies?
   - Do all latches have either an OFF transistor or a .NODESET or an .IC on one side?
   - Do all series capacitors have a parallel resistance, or is .OPTION DCSTEP set?

2. Check your .MODEL statements.
   - Be sure to check your model parameter units. Use model printouts to verify actual values and units, since some model parameters are multiplied by scaling options.
   - Do MOS models have subthreshold parameters set with reasonable value (such as NFS = 1e11 for SPICE models 1, 2, and 3 and N0 = 1.0 for Star-Hspice models BSIM1, BSIM2, and Level 28)?
   - Avoid setting UTRA in MOS Level 2 models.
   - Are JS and JSW set in MOS model for DC portion of diode model? A typical JS value is 1e-4A/M².
   - Are CJ and CJSW set in MOS diode model?
   - Do JFET and MESFET models have weak inversion NG and ND set?
   - If MOS Level 6 LGAMMA equation is used, is UPDATE = 1?
   - DIODE models should have nonzero values for saturation current, junction capacitance, and series resistance.
   - Use MOS ACM = 1, ACM = 2, or ACM = 3 source and drain diode calculations to automatically generate parasitics.
3. General remarks:

Ideal current sources require large values of .OPTION GRAMP, especially for BJT and MESFET circuits because they do not ramp up with the supply voltages and can force reverse bias conditions, leading to excessive nodal voltages.

Schmitt triggers are unpredictable for DC sweep and sometimes for operating points for the same reasons oscillators and flip-flops are. Use slow transient.

Large circuits tend to have more convergence problems because they have a higher probability of uncovering a modeling problem.

Circuits that converge individually and fail when combined are almost guaranteed to have a modeling problem.

Open loop op-amps have high gain, which can lead to difficulties in converging. Start op-amps in unity gain configuration and open them up in transient analysis with a voltage-variable resistor or a resistor with a large AC value for AC analysis.

4. Check your options:

Remove all convergence-related options and try first with no special options settings.

Check nonconvergence diagnostic tables for nonconvergent nodes. Look up nonconvergent nodes in the circuit schematic. They are generally latches, Schmitt triggers, or oscillating nodes.

For stubborn convergence failures, bypass DC altogether with .TRAN with UIC set. Continue transient analysis until transients settle out, then specify .OP time to obtain an operating point during the transient analysis. An AC analysis also can be specified during the transient analysis by adding an .AC statement to the .OP time statement.

SCALE and SCALM scaling options have a significant effect on the element and model parameter values. Be careful with units.
Shorted Element Nodes

Star-Hspice disregards any capacitor, resistor, inductor, diode, BJT, or MOSFET that has all its leads connected together. The component is not counted in the component tally Star-Hspice produces. Star-Hspice issues the following warning:

** warning ** all nodes of element x:<name> are connected together

Conductance Insertion Using DCSTEP

In a DC operating point analysis, failure to include conductances in a capacitor model results in broken circuit loops (since a DC analysis opens all capacitors), which might not be solvable. By including a small conductance in the capacitor model, the circuit loops are complete and can be solved.

Modeling capacitors as complete opens often results in the following error message:

“No DC Path to Ground”

For a DC analysis, .OPTION DCSTEP is used to give a conductance value to all capacitors in the circuit. DCSTEP calculates the value as follows:

conductance = capacitance/DCSTEP

Figure 10-5 illustrates how Star-Hspice inserts conductance G in parallel with capacitance Cg to provide current paths around capacitances in DC analysis.
Floating Point Overflow

Negative or zero MOS conductance sometimes results in Star-Hspice having difficulty converging. An indication of this type of problem is a floating point overflow during matrix solutions. Star-Hspice detects floating point overflow and invokes the Damped Pseudo Transient algorithm (CONVERGE = 1) to try to achieve DC convergence without requiring user intervention. If GMINDC is 1.0e-12 or less when a floating point overflow occurs, Star-Hspice sets it to 1.0e-11.
Diagnosing Convergence Problems

Before simulation, Star-Hspice diagnoses potential convergence problems in the input circuit, and provides an early warning to help debugging. When a circuit condition that indicates possible convergence problems is detected, Star-Hspice prints the following message into the output file:

"Warning: Zero diagonal value detected at node ( ) in equation solver, which might cause convergence problems. If your simulation fails, try adding a large resistor between node ( ) and ground."

Nonconvergence Diagnostic Table

Two automatic printouts are generated when nonconvergence is encountered: the nodal voltage printout and the element printout (the diagnostic tables). The nodal voltage printout prints all nonconvergent node voltage names and the associated voltage error tolerances (tol). The element printout lists all nonconvergent elements, along with their associated element currents, element voltages, model parameters, and current error tolerances (tol).

To locate the branch current or nodal voltage resulting in nonconvergence, analyze the diagnostic tables for unusually large values of branch currents, nodal voltages or tolerances. Once located, initialize the node or branch using the .NODESET or .IC statements. The nonconvergence diagnostic table is automatically generated when a circuit simulation has not converged, indicating the quantity of recorded voltage failures and the quantity of recorded branch element failures. A voltage failure can be generated by any node in the circuit, including “hidden” nodes, such as the extra nodes created by parasitic resistors.

The element printout lists the subcircuit, model name, and element name of all parts of the circuit having nonconvergent nodal voltages or currents. Table 10-3 identifies the inverters, xinv21, xinv22, xinv23, and xinv24 as problem subcircuits of a ring oscillator. It also indicates that the p-channel transistor of subcircuits xinv21, xinv22, xinv24 are nonconvergent elements. The n-channel transistor of xinv23 is also a nonconvergent element. The table gives the voltages and currents of the transistors, so the designer can quickly check to see
if they are of a reasonable value. The tolds, tolbd, and tolbs error tolerances indicate how close the element currents (drain to source, bulk to drain, and bulk to source) were to a convergent solution. For tol variables, a value close to or below 1.0 indicates a convergent solution. As shown in Table 10-3, the tol values in the order of 100 indicate the currents were far from convergence. The element current and voltage values are also given (id, ibs, ibd, vgs, vds, and vbs). These values can be examined for realistic values and determination of the transistor regions of operation.

**Table 10-3: Voltages, Currents, and Tolerances for Subcircuits**

<table>
<thead>
<tr>
<th>subckt element model</th>
<th>xinv21 21:mphc1 0:p1</th>
<th>xinv22 22:mphc1 0:p1</th>
<th>xinv23 23:mphc1 0:p1</th>
<th>xinv23 23:mnch1 0:n1</th>
<th>xinv24 24: mphc1 0:p1</th>
</tr>
</thead>
<tbody>
<tr>
<td>id</td>
<td>27.5809f</td>
<td>140.5646u</td>
<td>1.8123p</td>
<td>1.7017m</td>
<td>5.5132u</td>
</tr>
<tr>
<td>ibs</td>
<td>205.9804f</td>
<td>3.1881f</td>
<td>31.2989f</td>
<td>0.</td>
<td>200.0000f</td>
</tr>
<tr>
<td>ibd</td>
<td>0.</td>
<td>0.</td>
<td>0.</td>
<td>-168.7011f</td>
<td>0.</td>
</tr>
<tr>
<td>vgs</td>
<td>4.9994</td>
<td>-4.9992</td>
<td>69.9223</td>
<td>4.9998</td>
<td>-67.8955</td>
</tr>
<tr>
<td>vds</td>
<td>4.9994</td>
<td>206.6633u</td>
<td>69.9225</td>
<td>-64.9225</td>
<td>2.0269</td>
</tr>
<tr>
<td>vbs</td>
<td>4.9994</td>
<td>206.6633u</td>
<td>69.9225</td>
<td>0.</td>
<td>2.0269</td>
</tr>
<tr>
<td>vth</td>
<td>-653.8030m</td>
<td>-745.5860m</td>
<td>-732.8632m</td>
<td>549.4114m</td>
<td>-656.5097m</td>
</tr>
<tr>
<td>tolds</td>
<td>114.8609</td>
<td>82.5624</td>
<td>155.9508</td>
<td>104.5004</td>
<td>5.3653</td>
</tr>
<tr>
<td>tolbd</td>
<td>0.</td>
<td>0.</td>
<td>0.</td>
<td>0.</td>
<td>0.</td>
</tr>
<tr>
<td>tolbs</td>
<td>3.534e-19</td>
<td>107.1528m</td>
<td>0.</td>
<td>0.</td>
<td>0.</td>
</tr>
</tbody>
</table>
Traceback of Nonconvergence Source

To locate a nonconvergence source, trace the circuit path for error tolerance. In an inverter chain, for example, the last inverter can have a very high error tolerance. If this is the case, the error tolerance of the elements driving the inverter should be examined. If the driving tolerance is high, the driving element could be the source of nonconvergence. However, if the tolerance is low, the driven element should be checked as the source of nonconvergence.

By examining the voltages and current levels of a nonconvergent MOSFET, you can discover the operating region of the MOSFET. This information can flow to the location of the discontinuity in the model, for example, subthreshold-to-linear or linear-to-saturation.

When considering error tolerances, check the current and nodal voltage values. If the current or nodal voltage values are extremely low, nonconvergence errors can be induced because a relatively large number is being divided by a very small number. This results in nonconvergence because the calculation produces a large result. A solution is to increase the value of the absolute accuracy options.

Use the diagnostic table in conjunction with the DC iteration limit (ITL1 statement) to find the sources of nonconvergence. By increasing or decreasing ITL1, output for the problem nodes and elements for a new iteration is printed—that is, the last iteration of the analysis set by ITL1.

Solutions for Nonconvergent Circuits

Nonconvergent circuits generally result from:

- Poor Initial Conditions
- Inappropriate Model Parameters
- PN Junctions (Diodes, MOSFETs, BJTs)

These conditions are discussed in the following sections.
**Poor Initial Conditions**

Multistable circuits need state information to guide the DC solution. You must initialize ring oscillators and flip-flops. These multistable circuits either give the intermediate forbidden state or cause a DC convergence problem. Initialize a circuit using the .IC statement to force a node to the requested voltage. Ring oscillators usually need only one stage set.

**Figure 10-6: Ring Oscillator**

It is best to set up the flip-flop with an .IC statement inside the subcircuit definition. In the following example, a local parameter “Qset” is set to 0. It is used as the value for the .IC statement to initialize the latch output node “Q”. This results in all latches having a default state of “Q” low. This state is overridden by the call to a latch by setting “Qset” to vdd.

**Example**

```plaintext
.subckt latch in Q Q/ d Qset = 0
.ic Q = Qset
...
.ends
```
Inappropriate Model Parameters

It is possible to create a discontinuous IDS or capacitance model by imposing nonphysical model parameters. This can cause an “internal timestep too small” error during the transient simulation. The demonstration file mosivcv.sp shows IDS, VGS, GM, GDS, GMB, and CV plots for MOS devices. A sweep near threshold from Vth-0.5 V to Vth+0.5 V using a delta of 0.01 V sometimes discloses a possible discontinuity in the curves.

**Figure 10-7: Discontinuous I-V Characteristics**

If the simulation no longer converges when a component is added or a component value is changed, the model parameters are inappropriate or do not correspond to the physical values they represent. Check the Star-Hspice input netlist file for nonconvergent elements. Devices with a “TOL” greater than 1 are nonconvergent. Find the devices at the beginning of the combined logic string of gates that seem to start the nonconvergent string. Check the operating point of these devices very closely to see what region they operate in. The model parameters associated with this region are most likely inappropriate.
Circuit simulation is based on using single-transistor characterization to simulate a large collection of devices. If a circuit fails to converge, it can be caused by a single transistor somewhere in the circuit.

**PN Junctions (Diodes, MOSFETs, BJTs)**

PN junctions found in diode, BJT, and MOSFET models can exhibit nonconvergent behavior in both DC and transient analysis. For example, PN junctions often have a high off resistance, resulting in an ill-conditioned matrix. To overcome this, the options GMINDC and GMIN automatically parallel every PN junction in a design with a conductance. Nonconvergence can occur by overdriving the PN junction. This happens when a current-limiting resistor is omitted or has a very small value. In transient analysis, protection diodes often are temporarily forward biased (due to the inductive switching effect), overdriving the diode and resulting in nonconvergence if a current-limiting resistor is omitted.
Chapter 11

Performing Transient Analysis

Star-Hspice transient analysis computes the circuit solution as a function of time over a time range specified in the .TRAN statement.

This chapter covers the following topics:

- Understanding the Simulation Flow
- Understanding Transient Analysis
- Using the .TRAN Statement
- Using the .BIASCHK Statement
- Understanding the Control Options
- Controlling Simulation Speed and Accuracy
- Numerical Integration Algorithm Controls
- Selecting Timestep Control Algorithms
- Performing Fourier Analysis
Understanding the Simulation Flow

Figure 11-1 illustrates the transient analysis simulation flow for Star-Hspice.

**Figure 11-1: Transient Analysis Simulation Flow**

![Diagram of transient analysis simulation flow]

### Options:
- Method:
  - BYPASS
  - CSHUNT
  - DVDT
  - GSHUNT
  - LVLTIM = x
  - MAXORD = x
  - METHOD

- Tolerance:
  - ABSV = x
  - ABSVAR = x
  - ACCURATE
  - BYTOL = x
  - CHGTOL = x
  - DELMAX = x
  - FAST
  - MBYPASS
  - MU
  - RELQ = x
  - RELTOL
  - RELVAR = x
  - SLOPETOL = x
  - TIMERES
  - TRTOL = x
  - VNTOL

- Limit:
  - AUTOSTOP
  - BKPSIZ
  - DVTR = x
  - FS = x
  - FT = x
  - GMIN = x
  - IMAX = x
  - IMIN = x
  - ITL3 = x
  - ITL4 = x
  - ITL5 = x
  - RMAX = x
  - RMIN = x
  - VFLOOR
Understanding Transient Analysis

Since transient analysis is dependent on time, it uses different analysis algorithms, control options with different convergence-related issues and different initialization parameters than DC analysis. However, since a transient analysis first performs a DC operating point analysis (unless the UIC option is specified in the .TRAN statement), most of the DC analysis algorithms, control options, and initialization and convergence issues apply to transient analysis.

Initial Conditions for Transient Analysis

Some circuits, such as oscillators or circuits with feedback, do not have stable operating point solutions. For these circuits, either the feedback loop must be broken so that a DC operating point can be calculated or the initial conditions must be provided in the simulation input. The DC operating point analysis is bypassed if the UIC parameter is included in the .TRAN statement. If UIC is included in the .TRAN statement, a transient analysis is started using node voltages specified in an .IC statement. If a node is set to 5 V in a .IC statement, the value at that node for the first time point (time 0) is 5 V.

You can use the .OP statement to store an estimate of the DC operating point during a transient analysis.

Example

```plaintext
.TRAN 1ns 100ns UIC
.OP 20ns
```

The .TRAN statement UIC parameter in the above example bypasses the initial DC operating point analysis. The .OP statement calculates transient operating point at t = 20 ns during the transient analysis.

Although a transient analysis might provide a convergent DC solution, the transient analysis itself can still fail to converge. In a transient analysis, the error message “internal timestep too small” indicates that the circuit failed to converge. The convergence failure might be due to stated initial conditions that are not close enough to the actual DC operating point values. See the later part of this chapter for a discussion of transient analysis convergence aids.
Using the .TRAN Statement

Syntax

Single-point analysis:
.TRAN var1 START = start1 STOP = stop1 STEP = incr1
or
.TRAN var1 START = <param_expr1> STOP = <param_expr2> + STEP = <param_expr3>

Double-point analysis:
.TRAN var1 START = start1 STOP = stop1 STEP = incr1 + <SWEEP var2 type np start2 stop2>
or
.TRAN tincr1 tstop1 <tincr2 tstop2 ...tincrN tstopN> + <START = val> <UIC> + <SWEEP var pstart + pstop pincr>

Parameterized sweep:
.TRAN tincr1 tstop1 <tincr2 tstop2 ...tincrN tstopN> + <START = val> <UIC>

Data driven sweep:
.TRAN DATA = datanm
or
.TRAN var1 START = start1 STOP = stop1 STEP = incr1 + <SWEEP DATA = datanm>
or
.TRAN DATA = datanm<SWEEP var pstart pstop pincr>

Monte Carlo:
.TRAN tincr1 tstop1 <tincr2 tstop2 ...tincrN tstopN> + <START = val> <UIC><SWEEP MONTE = val>
**Optimization:**

```plaintext
.TRAN DATA = datanm OPTIMIZE = opt_par_fun + RESULTS = measnames MODEL = optmod
```

Transient sweep specifications can include the following keywords and parameters:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>DATA = datanm</code></td>
<td>Data name referred to in the .TRAN statement</td>
</tr>
<tr>
<td><code>MONTE = val</code></td>
<td>Produces a number <code>val</code> of randomly generated values that are used to select parameters from a distribution. The distribution can be <code>Gaussian</code>, <code>Uniform</code>, or <code>Random Limit</code>.</td>
</tr>
<tr>
<td><code>np</code></td>
<td>Number of points or number of points per decade or octave, depending on the preceding keyword</td>
</tr>
<tr>
<td><code>param_expr...</code></td>
<td>User-specified expressions—for example, <code>param_expr1...param_exprN</code></td>
</tr>
<tr>
<td><code>pincr</code></td>
<td>Voltage, current, element or model parameter, or temperature increment value</td>
</tr>
</tbody>
</table>

**Note:** If “type” variation is used, the “np” (number of points) is specified instead of “pincr”.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>pstart</code></td>
<td>Starting voltage, current, temperature, any element or model parameter value</td>
</tr>
</tbody>
</table>

**Note:** If type variation “POI” is used (list of points), a list of parameter values is specified instead of “pstart pstop”.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>pstop</code></td>
<td>Final voltage, current, temperature, any element or model parameter value</td>
</tr>
<tr>
<td><strong>START</strong></td>
<td>Time at which printing or plotting is to begin. The START keyword is optional: you can specify start time without preceding it with “START =”</td>
</tr>
<tr>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td><strong>SWEEP</strong></td>
<td>Keyword to indicate a second sweep is specified on the .TRAN statement</td>
</tr>
<tr>
<td><strong>tincr1…</strong></td>
<td>Printing or plotting increment for printer output, and the suggested computing increment for the postprocessor.</td>
</tr>
<tr>
<td><strong>tstop1…</strong></td>
<td>Time at which the transient analysis stops incrementing by tincr1. If another tincr-tstop pair follows, the analysis continues with the new increment.</td>
</tr>
</tbody>
</table>
| **type** | Specifies any of the following keywords:  
- DEC – decade variation  
- OCT – octave variation (the value of the designated variable is eight times its previous value)  
- LIN – linear variation  
- POI – list of points |

**Note:** If the .TRAN statement is used in conjunction with a .MEASURE statement, using a nonzero START time can result in incorrect .MEASURE results. Nonzero START times should not be used in .TRAN statements when .MEASURE also is being used.
Performing Transient Analysis

<table>
<thead>
<tr>
<th><strong>UIC</strong></th>
<th>Causes Star-Hspice to use the nodal voltages specified in the .IC statement (or by the “IC =” parameters in the various element statements) to calculate the initial transient conditions, rather than solving for the quiescent operating point</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>var</strong></td>
<td>Name of an independent voltage or current source, any element or model parameter, or the keyword TEMP (indicating a temperature sweep). Star-Hspice supports source value sweep, referring to the source name (SPICE style). However, if a parameter sweep, a .DATA statement, and a temperature sweep are specified, a parameter name must be chosen for the source value and subsequently referred to in the .TRAN statement. The parameter name must not start with V or I.</td>
</tr>
</tbody>
</table>

**Example**

1. The following example performs and prints the transient analysis every 1 ns for 100 ns.
   
   `.TRAN 1NS 100NS`

2. The following example performs the calculation every 0.1 ns for the first 25 ns, and then every 1 ns until 40 ns; the printing and plotting begin at 10 ns.
   
   `.TRAN .1NS 25NS 1NS 40NS START = 10NS`

3. The following example performs the calculation every 10 ns for 1 µs; the initial DC operating point calculation is bypassed, and the nodal voltages specified in the .IC statement (or by IC parameters in element statements) are used to calculate initial conditions.
   
   `.TRAN 10NS 1US UIC`

4. The following example increases the temperature by 10 °C through the range -55 °C to 75 °C and performs transient analysis for each temperature.
   
   `.TRAN 10NS 1US UIC SWEEP TEMP -55 75 10`
5. The following performs an analysis for each load parameter value at 1 pF, 5 pF, and 10 pF.
   .TRAN 10NS 1US SWEEP load POI 3 1pf 5pf 10pf

6. The following example is a data driven time sweep and allows a data file to be used as sweep input. If the parameters in the data statement are controlling sources, they must be referenced by a piecewise linear specification.
   .TRAN data = dataname
Using the .BIASCHK Statement

Breakdown can occur if the voltage bias between some terminals of an element is too large. The .BIASCHK statement monitors the voltage bias, using the limits and noise that you define. Bias monitoring can check the bias that you want to monitor during transient analysis, and report the following:

- element name
- time
- terminals
- bias exceeding the limit
- number of times the bias exceeds the limit for an appointed element

The information is saved as a warning and a BIASCHK summary, in the *.lis file.

This command is for MOS and capacitors only in Star-Hspice release 2001.4. For example, the .BIASCHK statement checks for voltages that exceed a user-specified limit for MOS dielectric breakdown. BIASCK can check voltages from the gate to either the source, drain, or bulk.

BIASCHK cannot detect the bias that exceeds the limit, if the bias is always the same value during transient analysis.

If a model name, referenced in an active element statement, contains a period (.), then .BIASCHK reports an error. This occurs because it is unclear whether a reference such as x.123 is a model name or a sub-circuit name (123 model in the x sub-circuit).

Instance (element) and model names can contain wildcards, either ? (stands for one character) or * (stands for 0 or more characters).

**Syntax**

```
.biaschk type terminal1=t1 terminal2=t2 limit=lim
+ <noise=ns><name=devname1><name=devname2>...
+ <mname=modelname1><mname=modelname2> ...
```
where:

**type**
- Element type that you want to check
- MOS (R, C ...)
- Type is NMOS, PMOS, or C in 2001.4

**terminal 1, 2**
- Terminals that you want to check between:
  - For MOS level 57: nd, ng, ns, ne, np, n6
  - For MOS level 58: nd, ngf, ns, ngb
  - For MOS level 59: nd, ng, ns, ne, np
  - For other MOS level: nd, ng, ns, nb
  - For Capacitor: n1, n2

**limit**
- Biaschk limit that you define. Reports an error if the bias voltage, between appointed terminals of appointed elements and models, are larger than the limit.

**noise**
- Biaschk noise that you define
- Default = 0.1v
  - Noise filter off some of the results (the local maximum bias voltage that is larger than the limit).
  - The local max is replaced by the next local max, if the following conditions are satisfied:
    1. local_max-local_min<noise
    2. next local_max-local_min<noise
    3. this local max is smaller than the next local max.

**name**
- Element name that you want to check

**mname**
- Model name. Elements of this model are checked for bias

If you do not set name and mname in the statement, all elements of this type (type is a required keyword in the .biaschk card) are checked for bias voltage.

You can use a wild card to describe name and mname in biaschk card.

- ? stands for one character.
- * stands for 0 or more characters.
Example
.biaschk NMOS terminal1=ng terminal2=nb limit=2v
+ noise=0.01v name=x1.x3.m1 mname=nch.1 name=m3

Options for the .biaschk command

biasfile
- If you use this option, the results of all .biaschk commands in this netlist are output to a file that you specify.
- If you do not set this option, the results are output to the *.lis file.

Example
.option biasfile='biaschk/mos.bias'

biawarn
- If you set this option to 1, a warning message is sent out immediately, when any local max bias voltage exceeds the limit during transient analysis. The results summary, which was filtered by noise, is sent out after this transient analysis.
- If you set this option to 0 (the default), no warning message is sent out during transient analysis. The results is sent out after this transient analysis.

Example
.option biawarn=1
Understanding the Control Options

The options in this section modify the behavior of the transient analysis integration routines. Delta refers to the internal timestep. TSTEP and TSTOP refer to the step and stop values entered with the .TRAN statement. The options are grouped into three categories: method, tolerance, and limit:

<table>
<thead>
<tr>
<th>Method</th>
<th>Tolerance</th>
<th>Limit</th>
</tr>
</thead>
<tbody>
<tr>
<td>BYPASS</td>
<td>ABSH</td>
<td>RELH</td>
</tr>
<tr>
<td>CSHUNT</td>
<td>ABSV</td>
<td>RELI</td>
</tr>
<tr>
<td>DVDT</td>
<td>ABSVAR</td>
<td>RELQ</td>
</tr>
<tr>
<td>GSHUNT</td>
<td>ACCURATE</td>
<td>RELTOL</td>
</tr>
<tr>
<td>INTERP</td>
<td>BYTOL</td>
<td>RELV</td>
</tr>
<tr>
<td>ITRPRT</td>
<td>CHGTOL</td>
<td>RELVAR</td>
</tr>
<tr>
<td>LVLTIM</td>
<td>DI</td>
<td>SLOPETOL</td>
</tr>
<tr>
<td>MAXORD</td>
<td>FAST</td>
<td>TIMERES</td>
</tr>
<tr>
<td>METHOD</td>
<td>MBYPASS</td>
<td>TRTOL</td>
</tr>
<tr>
<td>PURETP</td>
<td>MAXAMP</td>
<td>VNTOL</td>
</tr>
<tr>
<td></td>
<td>MU</td>
<td>XMU</td>
</tr>
</tbody>
</table>

Method Options

**BYPASS**

Speeds up simulation by not updating the status of latent devices. Setting .OPTION BYPASS = 1 enables bypassing. BYPASS applies to MOSFETs, MESFETs, JFETs, BJTs, and diodes. Default = 1.

**Note:** Use the BYPASS algorithm cautiously. For some types of circuits it can result in nonconvergence problems and loss of accuracy in transient analysis and operating point calculations.
### CSHUNT
Capacitance added from each node to ground. Adding a small CSHUNT to each node can solve some “internal timestep too small” problems caused by high-frequency oscillations or numerical noise. Default = 0.

### DVDT
Allows the timestep to be adjusted based on node voltage rates of change. Choices are:
- 0 - original algorithm
- 1 - fast
- 2 - accurate
- 3, 4 - balance speed and accuracy

Default = 4.

The ACCURATE option also increases the accuracy of the results.

### GSHUNT
Conductance added from each node to ground. The default value is zero. Adding a small GSHUNT to each node can solve some “internal timestep too small” problems caused by high frequency oscillations or by numerical noise.

### INTERP
Limits output to post-analysis tools, such as Cadence or Zuken, to only the .TRAN timestep intervals. By default, Star-Hspice outputs all convergent iterations in design.tr# file. INTERP typically produces a much smaller design.tr# file.

You should use INTERP = 1 with caution when the .MEASURE statement is present. Star-Hspice computes measure statements using the postprocessing output. Reducing postprocessing output may lead to interpolation errors in measure results.
### Note:
When running a data driven transient analysis (.TRAN DATA statement) within optimization routines, INTERP is forced to 1. As a result, all measurement results are made at the time points of the data in the data driven sweep. If the measurement needs to use all converged internal timesteps, e.g. AVG or RMS calculations, you should set $ITRPRT = 1$.

<table>
<thead>
<tr>
<th><strong>ITRPRT</strong></th>
<th>Prints output variables at their internal timepoint values. Using this option can generate a long output list.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>LVLTIM = x</strong></td>
<td>Selects the timestep algorithm used for transient analysis. If LVLTIM = 1, the DVDT timestep algorithm is used. If LVLTIM = 2, the local truncation error timestep algorithm is used. If LVLTIM = 3, the DVDT timestep algorithm with timestep reversal is used. If the GEAR method of numerical integration and linearization is used, LVLTIM = 2 is selected. If the TRAP linearization algorithm is used, LVLTIM 1 or 3 can be selected. Using LVLTIM = 1 (the DVDT option) helps avoid the “internal timestep too small” nonconvergence problem. The local truncation algorithm (LVLTIM = 2), however, provides a higher degree of accuracy and prevents errors propagating from time point to time point, which can sometimes result in an unstable solution. Default = 1.</td>
</tr>
</tbody>
</table>
**Performing Transient Analysis**

**Understanding the Control Options**

- **MAXORD = x**
  Sets the maximum order of integration when the GEAR method is used (see METHOD). The value of x can be either 1 or 2. If MAXORD = 1, the backward Euler method of integration is used. MAXORD = 2, however, is more stable, accurate, and practical. Default = 2.0.

- **METHOD = name**
  Sets the numerical integration method used for a transient analysis to either GEAR or TRAP. To use GEAR, set METHOD = GEAR. This automatically sets LVLTIM = 2.

  (You can change LVLTIM from 2 to 1 or 3 by setting LVLTIM = 1 or 3 after the METHOD = GEAR option. This overrides the LVLTIM = 2 setting made by METHOD = GEAR.)

  TRAP (trapezoidal) integration generally results in reduced program execution time, with more accurate results. However, trapezoidal integration can introduce an apparent oscillation on printed or plotted nodes that might not be caused by circuit behavior. To test if this is the case, run a transient analysis with a small timestep. If the oscillation disappears, it was due to the trapezoidal method.

  The GEAR method acts as a filter, removing the oscillations found in the trapezoidal method. Highly nonlinear circuits such as operational amplifiers can require very long execution times with the GEAR method. Circuits that are not convergent with trapezoidal integration often converge with GEAR. Default = TRAP (trapezoidal).
**PURETP**

Sets the integration method to use for the reversal time point. The default value is 0. If you set `puretp=1`, when Star-Hspice encounters non-convergence, it uses TRAP (instead of B.E) for the reversed time point.

You can use this option to help some oscillating circuits to oscillate, if the default simulation process cannot satisfy the result.

Use this option with the `method=TRAP` statement.

**Tolerance Options**

<table>
<thead>
<tr>
<th>ABSH = x</th>
<th>Sets the absolute current change through voltage defined branches (voltage sources and inductors). In conjunction with DI and RELH, ABSH is used to check for current convergence. Default = 0.0.</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABSV = x</td>
<td>Sets the absolute minimum voltage for DC and transient analysis. Decrease VNTOL if accuracy is of more concern than convergence. If voltages less than 50 microvolts are required, VNTOL can be reduced to two orders of magnitude less than the smallest desired voltage, ensuring at least two digits of significance. Typically, VNTOL need not be changed unless the circuit is a high voltage circuit. For 1000 volt circuits, a reasonable value can be 5 to 50 millivolts. ABSV is the same as VNTOL. Default = 50 (microvolts).</td>
</tr>
<tr>
<td>ABSVAR = x</td>
<td>Sets the limit on the maximum voltage change from one time point to the next. Used with the DVDT algorithm. If the simulator produces a convergent solution that is greater than ABSVAR, the solution is discarded, the timestep is set to a smaller value, and the solution is recalculated. This is called a timestep reversal. Default = 0.5 (volts).</td>
</tr>
<tr>
<td>Option</td>
<td>Description</td>
</tr>
<tr>
<td>----------</td>
<td>--------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>ACCURATE</td>
<td>Selects a time algorithm that uses LVLTIM = 3 and DVDT = 2 for circuits such as high-gain comparators. Circuits that combine high gain with large dynamic range should use this option to guarantee solution accuracy. When ACCURATE is set to 1, it sets the following control options:</td>
</tr>
<tr>
<td></td>
<td>■ LVLTIM = 3</td>
</tr>
<tr>
<td></td>
<td>■ DVDT = 2</td>
</tr>
<tr>
<td></td>
<td>■ RELVAR = 0.2</td>
</tr>
<tr>
<td></td>
<td>■ ABSVAR = 0.2</td>
</tr>
<tr>
<td></td>
<td>■ FT = 0.2</td>
</tr>
<tr>
<td></td>
<td>■ RELMOS = 0.01</td>
</tr>
<tr>
<td></td>
<td>Default = 0.</td>
</tr>
<tr>
<td>BYTOL</td>
<td>Specifies the tolerance for the voltage at which a MOSFET, MESFET, JFET, BJT, or diode is considered latent. Star-Hspice does not update the status of latent devices. Default = MBYPASS x VNTOL.</td>
</tr>
<tr>
<td>CHGTOL</td>
<td>Sets the charge error tolerance when LVLTIM = 2 is set. CHGTOL, along with RELQ, sets the absolute and relative charge tolerance for all Star-Hspice capacitances. Default = 1e-15 (coulomb).</td>
</tr>
<tr>
<td>DI</td>
<td>Sets the maximum iteration-to-iteration current change through voltage defined branches (voltage sources and inductors). This option is only applicable when the value of the DI control option is greater than 0. Default = 0.0.</td>
</tr>
</tbody>
</table>
### FAST

Speeds up simulation by not updating the status of latent devices. This option is applicable for MOSFETs, MESFETs, JFETs, BJTs, and diodes. Default = 0.

A device is considered to be latent when its node voltage variation from one iteration to the next is less than the value of either the BYTOL control option or the BYPASSTOL element parameter. (When FAST is on, Star-Hspice sets BYTOL to different values for different types of device models.)

In addition to the FAST option, the input preprocessing time can be reduced by the options NOTOP and NOELCK. Increasing the value of the MBYPASS option or the BYTOL option setting also helps simulations run faster, but can reduce accuracy.

### MAXAMP = x

Sets the maximum current through voltage defined branches (voltage sources and inductors). If the current exceeds the MAXAMP value, an error is issued. Default = 0.0.

### MBYPASS = x

Used to compute the default value for the BYTOL control option:

\[
\text{BYTOL} = \text{MBYPASS} \times \text{VNTOL}
\]

Also multiplies voltage tolerance RELV. MBYPASS should be set to about 0.1 for precision analog circuits. Default = 1 for DVDT = 0, 1, 2, or 3. Default = 2 for DVDT = 4.

### MU = x, XMU = x

The coefficient for trapezoidal integration. The range for MU is 0.0 to 0.5. XMU is the same as MU. Default = 0.5.
### Table: Control Options for Transient Analysis

| **RELH** = x | Sets relative current tolerance through voltage defined branches (voltage sources and inductors). RELH is used to check current convergence. This option is applicable only if the value of the **ABSH** control option is greater than zero. Default = 0.05. |
| **RELI** = x | Sets the relative error/tolerance change from iteration to iteration to determine convergence for all currents in diode, BJT, and JFET devices. (RELMOS sets the tolerance for MOSFETs). This is the percent change in current from the value calculated at the previous timepoint. Default = 0.01 for KCLTEST = 0, 1e-4 for KCLTEST = 1. |
| **RELQ** = x | Used in the local truncation error timestep algorithm (LVLTIM = 2). RELQ changes the size of the timestep. If the capacitor charge calculation of the present iteration exceeds that of the past iteration by a percentage greater than the value of RELQ, the internal timestep (Delta) is reduced. Default = 0.01. |
| **RELTOL**, **RELV** | Sets the relative error tolerance for voltages. RELV is used in conjunction with the **ABSV** control option to determine voltage convergence. Increasing RELV increases the relative error. RELV is the same as RELTOL. Options RELI and RELVDC default to the RELTOL value. Default = 1e-3. |
| **RELVAR** = x | Used with **ABSVAR** and the timestep algorithm option DVDT. RELVAR sets the relative voltage change for LVLTIM = 1 or 3. If the nodal voltage at the current time point exceeds the nodal voltage at the previous time point by RELVAR, the timestep is reduced and a new solution at a new time point is calculated. Default = 0.30 (30%). |
### Understanding the Control Options

#### Performing Transient Analysis

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SLOPETOL = x</strong></td>
<td>Sets a lower limit for breakpoint table entries in a piecewise linear (PWL) analysis. If the difference in the slopes of two consecutive PWL segment is less than the SLOPETOL value, the breakpoint table entry for the point between the segments is ignored. Default = 0.5</td>
</tr>
<tr>
<td><strong>TIMERES = x</strong></td>
<td>Sets a minimum separation between breakpoint values for the breakpoint table. If two breakpoints are closer together in time than the TIMERES value, only one of them is entered in the breakpoint table. Default = 1 ps.</td>
</tr>
<tr>
<td><strong>TRTOL = x</strong></td>
<td>Used in the local truncation error timestep algorithm (LVLTIM = 2). TRTOL is a multiplier of the internal timestep generated by the local truncation error timestep algorithm. TRTOL reduces simulation time, while maintaining accuracy. It is a factor that estimates the amount of error introduced by truncating the Taylor series expansion used in the algorithm. This error is a reflection of what the minimum value of the timestep should be to reduce simulation time and maintain accuracy. The range of TRTOL is 0.01 to 100, with typical values being in the 1 to 10 range. If TRTOL is set to 1, the minimum value, a very small timestep is used. As the setting of TRTOL increases, the timestep size increases. Default = 7.0.</td>
</tr>
</tbody>
</table>
**Performing Transient Analysis**

<table>
<thead>
<tr>
<th>Limit Options</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>VNTOL = ( x ), ABSV</strong></td>
</tr>
<tr>
<td>Sets the absolute minimum voltage for DC and transient analysis. Decrease VNTOL if accuracy is of more concern than convergence. If voltages less than 50 microvolts are required, VNTOL can be reduced to two orders of magnitude less than the smallest desired voltage, ensuring at least two digits of significance. Typically, VNTOL need not be changed unless the circuit is a high voltage circuit. For 1000 volt circuits, a reasonable value can be 5 to 50 millivolts. ABSV is the same as VNTOL. Default = 50 (microvolts).</td>
</tr>
<tr>
<td><strong>XMU = ( x )</strong></td>
</tr>
<tr>
<td>The coefficient for trapezoidal integration. The range for MU is 0.0 to 0.5. XMU is the same as MU. Default = 0.5.</td>
</tr>
</tbody>
</table>

**Limit Options**

<table>
<thead>
<tr>
<th><strong>AUTOSTOP</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Stops the transient analysis when all TRIG-TARG and FIND-WHEN measure functions are calculated. This option can result in a substantial CPU time reduction. If the data file contains measure functions such as AVG, RMS, MIN, MAX, PP, ERR, ERR1,2,3, and PARAM, then AUTOSTOP is disabled.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>BKPSIZ = ( x )</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Sets the size of the breakpoint table. Default = 5000.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>DELMAX = ( x )</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Sets the maximum value for the internal timestep Delta. Star-Hspice automatically sets the DELMAX value based on various factors, which are listed in “Timestep Control for Accuracy” on page 11-27. This means that the initial DELMAX value shown in the Star-Hspice output listing is generally not the value used for simulation.</td>
</tr>
</tbody>
</table>
### DVTR

Allows the use of voltage limiting in transient analysis. Default = 1000.

### FS = \( x \)

Sets the fraction of a timestep (TSTEP) that Delta (the internal timestep) is decreased for the first time point of a transient. Decreasing the FS value helps circuits that have timestep convergence difficulties. It also is used in the DVDT = 3 method to control the timestep.

\[
Delta = FS \times [MIN(TSTEP, DELMAX, BKPT)]
\]

where DELMAX is specified and BKPT is related to the breakpoint of the source. TSTEP is set in the .TRAN statement. Default = 0.25.

### FT = \( x \)

Sets the fraction of a timestep (TSTEP) by which Delta (the internal timestep) is decreased for an iteration set that does not converge. It is also used in DVDT = 2 and DVDT = 4 to control the timestep. Default = 0.25.

### GMIN = \( x \)

Sets the minimum conductance allowed for in a transient analysis time sweep. Default = 1e-12.

### IMAX = \( x \), ITL4 = \( x \)

Determines the maximum timestep in the timestep algorithms used for transient analysis simulations. IMAX sets an upper limit on the number of iterations allowed to obtain a convergent solution at a timepoint. If the number of iterations needed is greater than IMAX, the internal timestep Delta is decreased by a factor equal to the transient control option FT, and a new solution is calculated using the new timestep. IMAX also works in conjunction with the transient control option IMIN. ITL4 is the same as IMAX. Default = 8.0.
**Performing Transient Analysis**

**Understanding the Control Options**

| **IMIN = x, ITL3 = x** | Determines the timestep in the algorithms used for transient analysis simulations. IMIN sets a lower limit on the number of iterations required to obtain convergence. If the number of iterations is less than IMIN, the internal timestep, Delta, is doubled. This option is useful for decreasing simulation times in circuits where the nodes are stable most of the time, such as digital circuits. If the number of iterations is greater than IMIN, the timestep is kept the same unless the option IMAX is exceeded (see IMAX). ITL3 is the same as IMIN. Default = 3.0. |
| **ITL3 = x** | Determines the timestep in the algorithms used for transient analysis simulations. IMIN sets a lower limit on the number of iterations required to obtain convergence. If the number of iterations is less than IMIN, the internal timestep, Delta, is doubled. This option is useful for decreasing simulation times in circuits where the nodes are stable most of the time, such as digital circuits. If the number of iterations is greater than IMIN, the timestep is kept the same unless the option IMAX is exceeded (see IMAX). ITL3 is the same as IMIN. Default = 3.0. |
| **ITL4 = x** | Determines the maximum timestep in the timestep algorithms used for transient analysis simulations. IMAX sets an upper limit on the number of iterations allowed to obtain a convergent solution at a timepoint. If the number of iterations needed is greater than IMAX, the internal timestep Delta is decreased by a factor equal to the transient control option FT, and a new solution is calculated using the new timestep. IMAX also works in conjunction with the transient control option IMIN. ITL4 is the same as IMAX. Default = 8.0. |
### Understanding the Control Options

**Performing Transient Analysis**

#### Matrix Manipulation Options

After linearization of the individual elements within a Star-Hspice input netlist file, the linear equations are constructed for the matrix. User-controlled variables affecting the construction and solution of the matrix equation include options PIVOT and GMIN. GMIN places a variable into the matrix that prevents the matrix becoming ill-conditioned.

<table>
<thead>
<tr>
<th>Option</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ITL5 = x</strong></td>
<td>Sets the transient analysis total iteration limit. If a circuit uses more than ITL5 iterations, the program prints all results to that point. The default allows an infinite number of iterations. Default = 0.0.</td>
</tr>
</tbody>
</table>
| **RMAX = x** | Sets the TSTEP multiplier, which determines the maximum value, DELMAX, that can be used for the internal timestep Delta:

\[
DELMAX = TSTEP \times RMAX
\]

Default = 5 when \(dvdt = 4\) and \(lvltim = 1\), otherwise, default = 2. |
| **RMIN = x** | Sets the minimum value of Delta (internal timestep). An internal timestep smaller than RMIN \(\times TSTEP\) results in termination of the transient analysis with the error message “internal timestep too small”. Delta is decreased by the amount set by the FT option if the circuit has not converged in IMAX iterations. Default = 1.0e-9. |
| **VFLOOR = x** | Sets a lower limit for the voltages that are printed in the output listing. All voltages lower than VFLOOR are printed as 0. This only affects the output listing: the minimum voltage used in a simulation is set by VNTOL (ABSV). |

---

Pivot Option

Select the PIVOT option for a number of different pivoting methods to reduce simulation time and assist in both DC and transient convergence. Pivoting reduces the error resulting from elements in the matrix that are widely different in magnitude. The use of PIVOT results in a search of the matrix for the largest element value. This element value then is used as the pivot.
Controlling Simulation Speed and Accuracy

Convergence is defined as the ability to obtain a solution to a set of circuit equations within a given tolerance criteria and number of iterations. In numerical circuit simulation, the designer specifies a relative and absolute accuracy for the circuit solution and the simulator iteration algorithm attempts to converge to a solution that is within these set tolerances. In many cases, the speed of reaching a solution also is of primary interest to the designer, particularly for preliminary design trials, and some accuracy is willingly sacrificed.

Simulation Speed

Star-Hspice can substantially reduce the computer time needed to solve complex problems. The following user options alter internal algorithms to increase simulation efficiency.

- .OPTIONS FAST – sets additional options that increase simulation speed with little loss of accuracy
- .OPTIONS AUTOSTOP – terminates the simulation when all .MEASURE statements have completed. This is of special interest when testing corners.

The FAST and AUTOSTOP options are described in “Understanding the Control Options” on page 11-12.

Simulation Accuracy

Star-Hspice is shipped with control option default values that aim for superior accuracy while delivering good performance in simulation time. The control options and their default settings to maximize accuracy are:

- DVDT = 4
- LVLTIM = 1
- RMAX = 5
- SLOPETOL = 0.75
- FT = FS = 0.25
- BYPASS = 1
- BYTOL = MBYPASSxVNTOL = 0.100m
Note: BYPASS is only turned on (set to 1) when DVDT = 4. For other DVDT settings, BYPASS is off (0). SLOPETOL is set to 0.75 when DVDT = 4 and LVLTIM = 1. For all other values of DVDT or LVLTIM, SLOPETOL defaults to 0.5.

Timestep Control for Accuracy

The DVDT control option selects the timestep control algorithm. Relationships between DVDT and other control options are discussed in “Selecting Timestep Control Algorithms” on page 11-33.

The DELMAX control option also affects simulation accuracy. DELMAX specifies the maximum allowed timestep size. If DELMAX is not set in an .OPTIONS statement, Star-Hspice computes a DELMAX value. Factors that determine the computed DELMAX value are:

- .OPTIONS RMAX and FS
- Breakpoint locations for a PWL source
- Breakpoint locations for a PULSE source
- Smallest period for a SIN source
- Smallest delay for a transmission line component
- Smallest ideal delay for a transmission line component
- TSTEP value in a .TRAN analysis
- Number of points in an FFT analysis

The FS and RMAX control options provide some user control over the DELMAX value. The FS option, which defaults to 0.25, scales the breakpoint interval in the DELMAX calculation. The RMAX option, which defaults to 5 if DVDT = 4 and LVLTIM = 1, scales the TSTEP (timestep) size in the DELMAX calculation.

For circuits that contain oscillators or ideal delay elements, an .OPTIONS statement should be used to set DELMAX to one-hundredth of the period or less.
The ACCURATE control option tightens the simulation options to give the most accurate set of simulation algorithms and tolerances. When ACCURATE is set to 1, it sets the following control options:

<table>
<thead>
<tr>
<th>Option</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DVDT</td>
<td>2</td>
</tr>
<tr>
<td>LVLTIM</td>
<td>3</td>
</tr>
<tr>
<td>FT = FS</td>
<td>0.2</td>
</tr>
<tr>
<td>SLOPETOL</td>
<td>0.5</td>
</tr>
<tr>
<td>BYTOL</td>
<td>0</td>
</tr>
<tr>
<td>BYPASS</td>
<td>0</td>
</tr>
<tr>
<td>RMAX</td>
<td>2</td>
</tr>
<tr>
<td>RELVAR</td>
<td>0.2</td>
</tr>
<tr>
<td>ABSVAR</td>
<td>0.2</td>
</tr>
<tr>
<td>RELMOS</td>
<td>0.01</td>
</tr>
</tbody>
</table>

**Models and Accuracy**

Simulation accuracy relies heavily on the sophistication and accuracy of the models used. More advanced MOS, BJT, and GaAs models give superior results for critical applications. Simulation accuracy is increased by:

- Algebraic models that describe parasitic interconnect capacitances as a function of the width of the transistor. The wire model extension of the resistor can model the metal, diffusion, or poly interconnects to preserve the relationship between the physical layout and electrical property.

- MOS model parameter ACM that calculates defaults for source and drain junction parasitics. Star-Hspice uses ACM equations to calculate the size of the bottom wall, the length of the sidewall diodes, and the length of a lightly doped structure. SPICE defaults with no calculation of the junction diode. Specify AD, AS, PD, PS, NRD, NRS to override the default calculations.

- MOS model parameter CAPOP = 4 that models the most advanced charge conservation, non-reciprocal gate capacitances. The gate capacitors and overlaps are calculated from the IDS model for LEVEL 49 or 53, however, the CAPOP parameter is ignored, model parameter CAPMOD with reasonable value should be used instead.
Guidelines for Choosing Accuracy Options

Use the ACCURATE option for

- Analog or mixed signal circuits
- Circuits with long time constants, such as RC networks
- Circuits with ground bounce

Use the default options (DVDT = 4) for

- Digital CMOS
- CMOS cell characterization
- Circuits with fast moving edges (short rise and fall times)

For ideal delay elements, use one of the following:

- ACCURATE
- DVDT = 3
- DVDT = 4, and, if the minimum pulse width of any signal is less than the minimum ideal delay, set DELMAX to a value smaller than the minimum pulse width.
Numerical Integration Algorithm Controls

When using Star-Hspice for transient analysis, you can select one of three options, Gear, Backward-Euler or Trapezoidal, to convert differential terms into algebraic terms.

Syntax

Gear algorithm:

.OPTION METHOD = GEAR

Backward-Euler:

.OPTION METHOD = GEAR MU = 0

Trapezoidal algorithm (default):

.OPTION METHOD = TRAP

Each of these algorithms has advantages and disadvantages, but the trapezoidal is the preferred algorithm overall because of its highest accuracy level and lowest simulation time.

The selection of the algorithm is not, however, an elementary task. The appropriate algorithm for convergence depends to a large degree on the type of circuit and its associated behavior for different input stimuli.

Gear and Trapezoidal Algorithms

The timestep control algorithm is automatically set by the choice of algorithm. In Star-Hspice, if the GEAR algorithm is selected (including Backward-Euler), the timestep control algorithm defaults to the truncation timestep algorithm. On the other hand, if the trapezoidal algorithm is selected, the DVDT algorithm is the default. You can change these Star-Hspice default by using the timestep control options.
Figure 11-2: Time Domain Algorithm
One limitation of the trapezoidal algorithm is that it can result in computational oscillation—that is, an oscillation caused by the trapezoidal algorithm and not by the circuit design. This also produces an unusually long simulation time. When this occurs in circuits that are inductive in nature, such as switching regulators, use the GEAR algorithm.
Selecting Timestep Control Algorithms

Star-Hspice allows the selection of three dynamic timestep control algorithms:

- **Iteration Count Dynamic Timestep Algorithm**
- **Local Truncation Error (LTE) Dynamic Timestep Algorithm**
- **DVDT Dynamic Timestep Algorithm**

Each of these algorithms uses a dynamically changing timestep. A dynamically changing timestep increases the accuracy of simulation and reduces the simulation time by varying the value of the timestep over the transient analysis sweep depending upon the stability of the output. Dynamic timestep algorithms increase the timestep value when internal nodal voltages are stable and decrease the timestep value when nodal voltages are changing quickly.

**Figure 11-4: Internal Variable Timestep**

![Diagram of Internal Variable Timestep](image)
In Star-Hspice, the timestep algorithm is selected by the LVLTIM option:

- LVLTIM = 0 selects the iteration count algorithm.
- LVLTIM = 1 selects the DVDT timestep algorithm, along with the iteration count algorithm. Operation of the timestep control algorithm is controlled by the setting of the DVDT control option. For LVLTIM = 1 and DVDT = 0, 1, 2, or 3, the algorithm does not use timestep reversal. For DVDT = 4, the algorithm uses timestep reversal.

The DVDT algorithm is discussed further in “DVDT Dynamic Timestep Algorithm” on page 11-35.

- LVLTIM = 2 selects the truncation timestep algorithm, along with the iteration count algorithm with reversal.
- LVLTIM = 3 selects the DVDT timestep algorithm with timestep reversal, along with the iteration count algorithm. For LVLTIM = 3 and DVDT = 0, 1, 2, 3, or 4, the algorithm uses timestep reversal.

**Iteration Count Dynamic Timestep Algorithm**

The simplest dynamic timestep algorithm used is the iteration count algorithm. The iteration count algorithm is controlled by the following options:

| IMAX | Controls the internal timestep size based on the number of iterations required for a timepoint solution. If the number of iterations per timepoint exceeds the IMAX value, the internal timestep is decreased. Default = 8. |
| IMIN | Controls the internal timestep size based on the number of iterations required for the previous timepoint solution. If the last timepoint solution took fewer than IMIN iterations, the internal timestep is increased. Default = 3. |
Local Truncation Error (LTE) Dynamic Timestep Algorithm

The local truncation error timestep method uses a Taylor series approximation to calculate the next timestep for a transient analysis. This method calculates an internal timestep using the allowed local truncation error. If the calculated timestep is smaller than the current timestep, then the timepoint is set back (timestep reversal) and the calculated timestep is used to increment the time. If the calculated timestep is larger than the current one, then there is no need for a reversal. A new timestep is used for the next timepoint.

The local truncation error timestep algorithm is selected by setting LVLTIM = 2. The control options available with the local truncation error algorithm are:

- TRTOL (default = 7)
- CHGTOL (default = 1e-15)
- RELQ (default = 0.01)

DVDT Dynamic Timestep Algorithm

Select this algorithm by setting the option LVLTIM to 1 or 3. If you set LVLTIM = 1, the DVDT algorithm does not use timestep reversal. The results for the current timepoint are saved, and a new timestep is used for the next timepoint. If you set LVLTIM = 3, the algorithm uses timestep reversal. If the results are not converging at a given iteration, the results of current timepoint are ignored, time is set back by the old timestep, and a new timestep is used. Therefore, LVLTIM = 3 is more accurate and more time consuming than LVLTIM = 1.

The test the algorithm uses for reversing the timestep depends on the DVDT control option setting. For DVDT = 0, 1, 2, or 3, the decision is based on the SLOPETOL control option value. For DVDT = 4, the decision is based on the settings of the SLOPETOL, RELVAR, and ABSVAR control options.

The DVDT algorithm calculates the internal timestep based on the rate of nodal voltage changes. For circuits with rapidly changing nodal voltages, the DVDT algorithm uses a small timestep. For circuits with slowly changing nodal voltages, the DVDT algorithm uses larger timesteps.
The DVDT = 4 setting selects a timestep control algorithm that is based on nonlinearity of node voltages, and employs timestep reversals if the LVLTIM option is set to either 1 or 3. The nonlinearity of node voltages is measured through changes in slopes of the voltages. If the change in slope is larger than the setting of the SLOPETOL control option, the timestep is reduced by a factor equal to the setting of the FT control option. The FT option defaults to 0.25. Star-Hspice sets the SLOPETOL value to 0.75 for LVLTIM = 1, and to 0.50 for LVLTIM = 3. Reducing the value of SLOPETOL increases simulation accuracy, but also increases simulation time. For LVLTIM = 1, the simulation accuracy can be controlled by SLOPETOL and FT. For LVLTIM = 3, the RELVAR and ABSVAR control options also affect the timestep, and therefore affect the simulation accuracy.

You can use options RELVAR and ABSVAR in conjunction with the DVDT option to improve simulation time or accuracy. For faster simulation time, RELVAR and ABSVAR should be increased (although this might decrease accuracy).

---

**Note:** If you need backward compatibility with Star-Hspice Release 95.3, use the following option values. Setting .OPTIONS DVDT = 3 sets all of these values automatically.

- LVLTIM = 1
- RMAX = 2
- SLOPETOL = 0.5
- FT = FS = 0.25
- BYPASS = 0
- BYTOL = 0.050

---

**User Timestep Controls**

The RMIN, RMAX, FS, FT, and DELMAX control options allow you to control the minimum and maximum internal timestep allowed for the DVDT algorithm. If the timestep falls below the minimum timestep default, the execution of the program halts. For example, an “internal timestep too small” error results when the timestep becomes less than the minimum internal timestep found by TSTEPxRMIN.
Note: RMIN is the minimum timestep coefficient and has a default value of 1e-9. TSTEP is the time increment, and is set in the .TRAN statement.

If DELMAX is set in an .OPTIONS statement, then DVDT = 0 is used. If DELMAX is not specified in an .OPTIONS statement, Star-Hspice computes a DELMAX value. For DVDT = 0, 1, or 2, the maximum internal timestep is:

\[
\min[(\text{TSTOP}/50), \text{DELMAX}, (\text{TSTEP} \times RMAX)]
\]

The TSTOP time is the transient sweep range set in the .TRAN statement.

In circuits with piecewise linear (PWL) transient sources, the SLOPETOL option also affects the internal timestep. A PWL source with a large number of voltage or current segments contributes a correspondingly large number of entries to the internal breakpoint table. The number of breakpoint table entries that must be considered contributes to the internal timestep control.

If the difference in the slope of consecutive segments of a PWL source is less than the SLOPETOL value, the breakpoint table entry for the point between the segments is ignored. For a PWL source with a signal that changes value slowly, ignoring its breakpoint table entries can help reduce the simulation time. Since the data in the breakpoint table is a factor in the internal timestep control, reducing the number of usable breakpoint table entries by setting a high SLOPETOL reduces the simulation time.
Performing Fourier Analysis

This section describes the flow for Fourier and FFT Analysis.

Figure 11-5: Fourier and FFT Analysis

Performing Fourier Analysis

This section describes the flow for Fourier and FFT Analysis.

Figure 11-5: Fourier and FFT Analysis
There are two different Fourier analyses available in Star-Hspice: .FOUR and .FFT. The former is the same as is available in SPICE 2G6, a standard, fixed-window analysis tool. The latter is a much more flexible Fourier analysis tool, and is recommended for analysis tasks requiring more detail and precision.

**.FOUR Statement**

This statement performs a Fourier analysis as a part of the transient analysis. The Fourier analysis is performed over the interval (tstop-fperiod, tstop), where tstop is the final time specified for the transient analysis (see .TRAN statement), and fperiod is one period of the fundamental frequency (parameter “freq”). Fourier analysis is performed on 101 points of transient analysis data on the last 1/f time period, where f is the fundamental Fourier frequency. Transient data is interpolated to fit on 101 points running from (tstop-1/f) to tstop. The phase, the normalized component, and the Fourier component are calculated using 10 frequency bins. The Fourier analysis determines the DC component and the first nine AC components.

**Syntax**

```
.FOUR freq ov1 <ov2 ov3 ...>
```

- `freq` the fundamental frequency
- `ov1` ... the output variables for which the analysis is desired

**Example**

```
.FOUR 100K V(5)
```

**Accuracy and DELMAX**

For maximum accuracy, .OPTION DELMAX should be set to (period/100). For circuits with very high resonance factors (high Q circuits such as crystal oscillators, tank circuits, and active filters) DELMAX should be set to less than (period/100).
**Fourier Equation**

The total harmonic distortion is the square root of the sum of the squares of the second through the ninth normalized harmonic, times 100, expressed as a percent:

\[
THD = \frac{1}{R1} \cdot \left( \sum_{m=2}^{9} R_m^2 \right)^{1/2} \cdot 100\%
\]

This interpolation can result in various inaccuracies. For example, if the transient analysis runs at intervals longer than 1/(101*f), the frequency response of the interpolation dominates the power spectrum. Furthermore, there is no error range derived for the output.

The Fourier coefficients are calculated from:

\[
g(t) = \sum_{m=0}^{9} C_m \cdot \cos(mt) + \sum_{m=0}^{9} D_m \cdot \sin(mt)
\]

where

\[
C_m = \frac{1}{\pi} \cdot \int_{-\pi}^{\pi} g(t) \cdot \cos(m \cdot t) \cdot dt
\]

\[
D_m = \frac{1}{\pi} \cdot \int_{-\pi}^{\pi} g(t) \cdot \sin(m \cdot t) \cdot dt
\]

\[
g(t) = \sum_{m=0}^{9} C_m \cdot \cos(m \cdot t) + \sum_{m=0}^{9} D_m \cdot \sin(m \cdot t)
\]
Performing Transient Analysis  Performing Fourier Analysis

C and D are approximated by:

\[ C_m = \sum_{n=0}^{101} g(n \cdot \Delta t) \cdot \cos\left(\frac{2 \cdot \pi \cdot m \cdot n}{101}\right) \]

\[ D_m = \sum_{n=0}^{101} g(n \cdot \Delta t) \cdot \sin\left(\frac{2 \cdot \pi \cdot m \cdot n}{101}\right) \]

The magnitude and phase are calculated by:

\[ R_m = (C_m^2 + D_m^2)^{1/2} \]

\[ \Phi_m = \arctan\left(\frac{C_m}{D_m}\right) \]

Example

The following is Star-Hspice input for an .OP, .TRAN, and .FOUR analysis.

CMOS INVERTER
*
M1 2 1 0 0 NMOS W = 20U L = 5U
M2 2 1 3 3 PMOS W = 40U L = 5U
VDD 3 0 5
VIN 1 0 SIN 2.5 2.5 20MEG
.MODEL NMOS NMOS LEVEL = 3 CGDO = .2N CGSO = .2N CGBO = 2N
.MODEL PMOS PMOS LEVEL = 3 CGDO = .2N CGSO = .2N CGBO = 2N
.OP
.TRAN 1N 100N
.FOUR 20MEG V(2)
.PRINT TRAN V(2) V(1)
.END

Output for the Fourier analysis is shown below.

*****
cmos inverter
***** fourier analysis   tnom = 25.000
temp = 25.000
*****

Performing Fourier Analysis  

Fourier components of transient response v(2)

<table>
<thead>
<tr>
<th>harmonic</th>
<th>frequency (hz)</th>
<th>fourier component</th>
<th>normalized component</th>
<th>phase (deg)</th>
<th>normalized phase (deg)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>20.0000x</td>
<td>3.0462</td>
<td>1.0000</td>
<td>176.5386</td>
<td>0.</td>
</tr>
<tr>
<td>2</td>
<td>40.0000x</td>
<td>115.7006m</td>
<td>37.9817m</td>
<td>-106.2672</td>
<td>-282.8057</td>
</tr>
<tr>
<td>3</td>
<td>60.0000x</td>
<td>753.0446m</td>
<td>247.2061m</td>
<td>170.7288</td>
<td>-5.8098</td>
</tr>
<tr>
<td>4</td>
<td>80.0000x</td>
<td>77.8910m</td>
<td>25.5697m</td>
<td>-125.9511</td>
<td>-302.4897</td>
</tr>
<tr>
<td>5</td>
<td>100.0000x</td>
<td>296.5549m</td>
<td>97.3517m</td>
<td>164.5430</td>
<td>-11.9956</td>
</tr>
<tr>
<td>6</td>
<td>120.0000x</td>
<td>50.0994m</td>
<td>16.4464m</td>
<td>-148.1115</td>
<td>-324.6501</td>
</tr>
<tr>
<td>7</td>
<td>140.0000x</td>
<td>125.2127m</td>
<td>41.1043m</td>
<td>157.7399</td>
<td>-18.7987</td>
</tr>
<tr>
<td>8</td>
<td>160.0000x</td>
<td>25.6916m</td>
<td>8.4339m</td>
<td>172.9579</td>
<td>-3.5807</td>
</tr>
<tr>
<td>9</td>
<td>180.0000x</td>
<td>47.7347m</td>
<td>15.6701m</td>
<td>154.1858</td>
<td>-22.3528</td>
</tr>
</tbody>
</table>

Total harmonic distortion = 27.3791 percent

For further information on Fourier analysis, see “Performing Fourier Analysis” on page 11-38.

**.FFT Statement**

The syntax of the .FFT statement is shown below. The parameters are described in Table 11-1.

**Syntax**

```
.FFT <output_var> <START = value> <STOP = value> <NP = value>
+ <FORMAT = keyword> <WINDOW = keyword> <ALFA = value>
+ <FREQ = value> <FMIN = value> <FMAX = value>
```

**Example**

Below are four examples of valid .FFT statements.

```
.fft v(1)
.fft v(1,2) np = 1024 start = 0.3m stop = 0.5m freq = 5.0k
+ window = kaiser alfa = 2.5
.fft I(rload) start = 0m to = 2.0m fmin = 100k fmax = 120k
+ format = unorm
```
### Table 11-1: .FFT Statement Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>output_var</td>
<td>—</td>
<td>Can be any valid output variable, such as voltage, current, or power</td>
</tr>
<tr>
<td>START</td>
<td>see Description</td>
<td>Specifies the beginning of the output variable waveform to be analyzed. Defaults to the START value in the .TRAN statement, which defaults to 0.</td>
</tr>
<tr>
<td>FROM</td>
<td>see START</td>
<td>In .FFT statements, FROM is an alias for START.</td>
</tr>
<tr>
<td>STOP</td>
<td>see Description</td>
<td>Specifies the end of the output variable waveform to be analyzed. Defaults to the TSTOP value in the .TRAN statement.</td>
</tr>
<tr>
<td>TO</td>
<td>see STOP</td>
<td>In .FFT statements, TO is an alias for STOP.</td>
</tr>
<tr>
<td>NP</td>
<td>1024</td>
<td>Specifies the number of points used in the FFT analysis. NP must be a power of 2. If NP is not a power of 2, Star-Hspice automatically adjusts it to the closest higher number that is a power of 2.</td>
</tr>
<tr>
<td>FORMAT</td>
<td>NORM</td>
<td>Specifies the output format: NORM = normalized magnitude, UNORM = unnormalized magnitude</td>
</tr>
<tr>
<td>WINDOW</td>
<td>RECT</td>
<td>Specifies the window type to be used: RECT = simple rectangular truncation window, BART = Bartlett (triangular) window, HANN = Hanning window, HAMM = Hamming window, BLACK = Blackman window, HARRIS = Blackman-Harris window, GAUSS = Gaussian window, KAISER = Kaiser-Bessel window</td>
</tr>
<tr>
<td>ALFA</td>
<td>3.0</td>
<td>Specifies the parameter used in GAUSS and KAISER windows to control the highest side-lobe level, bandwidth, and so on. 1.0 &lt;= ALFA &lt;= 20.0</td>
</tr>
</tbody>
</table>
Table 11-1: .FFT Statement Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FREQ</td>
<td>0.0 (Hz)</td>
<td>Specifies a frequency of interest. If FREQ is nonzero, the output listing is limited to the harmonics of this frequency, based on FMIN and FMAX. The THD for these harmonics also is printed.</td>
</tr>
<tr>
<td>FMIN</td>
<td>1.0/T (Hz)</td>
<td>Specifies the minimum frequency for which FFT output is printed in the listing file, or which is used in THD calculations. T = (STOP-START)</td>
</tr>
<tr>
<td>FMAX</td>
<td>0.5<em>NP</em>FMIN (Hz)</td>
<td>Specifies the maximum frequency for which FFT output is printed in the listing file, or which is used in THD calculations.</td>
</tr>
</tbody>
</table>

```
.fft par('v(1) + v(2)') from = 0.2u stop = 1.2u
window = harris
```

Only one output variable is allowed in an .FFT command. The following is an incorrect use of the command.

```
.fft v(1) v(2) np = 1024
```

The correct use of the command is shown in the example below. In this case, a .ft0 and a .ft1 file are generated for the FFT of v(1) and v(2), respectively.

```
.fft v(1) np = 1024
.fft v(2) np = 1024
```
FFT Analysis Output

The results of the FFT analysis are printed in a tabular format in the *.lis file, based on the parameters in the .FFT statement. The normalized magnitude values are printed unless you specify FORMAT = UNORM, in which case unnormalized magnitude values are printed. The number of printed frequencies is half the number of points (NP) specified in the .FFT statement. If you specify a minimum or a maximum frequency, using FMIN or FMAX, the printed information is limited to the specified frequency range. Moreover, if you specify a frequency of interest using FREQ, then the output is limited to the harmonics of this frequency, along with the percent of total harmonic distortion.

A *.ft# file is generated, in addition to the listing file, for each FFT output variable, which contains the graphic data needed to display the FFT analysis waveforms. The magnitude in dB and the phase in degrees are available for display.

In the sample FFT analysis *.lis file output below, notice that all the parameters used in the FFT analysis are defined in the header.

***** Sample FFT output extracted from the *.lis file
fft test ... sine
  *****  fft analysis tnom = 25.000 temp = 25.000
  *****
  fft components of transient response v(1)
  Window: Rectangular
  First Harmonic: 1.0000k
  Start Freq: 1.0000k
  Stop Freq: 10.0000k
  dc component: mag(db) = -1.132D+02 mag = 2.191D-06 phase = 1.800D+02

<table>
<thead>
<tr>
<th>frequency index</th>
<th>frequency (hz)</th>
<th>fft_mag (db)</th>
<th>fft_mag (deg)</th>
<th>fft_phase (deg)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>1.0000k</td>
<td>0.0000</td>
<td>1.0000</td>
<td>-3.8093</td>
</tr>
<tr>
<td>4</td>
<td>2.0000k</td>
<td>-125.5914</td>
<td>525.3264</td>
<td>-5.2406</td>
</tr>
<tr>
<td>6</td>
<td>3.0000k</td>
<td>-106.3740</td>
<td>4.8007</td>
<td>-98.5448</td>
</tr>
<tr>
<td>8</td>
<td>4.0000k</td>
<td>-113.5753</td>
<td>2.0952</td>
<td>-103.4041</td>
</tr>
<tr>
<td>10</td>
<td>5.0000k</td>
<td>-112.6689</td>
<td>2.3257</td>
<td>-103.4041</td>
</tr>
<tr>
<td>12</td>
<td>6.0000k</td>
<td>-118.3365</td>
<td>1.2111</td>
<td>167.2651</td>
</tr>
</tbody>
</table>
Performing Fourier Analysis

Performing Transient Analysis

14  7.0000k  -109.8888   3.2030u  -100.7151
16  8.0000k  -117.4413   1.3426u   161.1255
18  9.0000k  -97.5293  13.2903u   70.0515
20 10.0000k -114.3693  1.9122u  -12.5492

total harmonic distortion = 1.5065m percent

The preceding example specifies a frequency of 1 kHz and the THD up to 10 kHz, which corresponds to the first ten harmonics.

Note: The highest frequency shown in the Star-Hspice FFT output might not be identical to the specified FMAX, due to Star-Hspice adjustments.

Table 11-2 describes the output of the Star-Hspice FFT analysis.

Table 11-2: .FFT Statement Output Description

<table>
<thead>
<tr>
<th>Column Heading</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>frequency index</td>
<td>Runs from 1 to NP/2, or the corresponding index for FMIN and FMAX. The DC component corresponding to index 0 is displayed independently.</td>
</tr>
<tr>
<td>frequency</td>
<td>Actual frequency associated with the index</td>
</tr>
<tr>
<td>fft_mag (db), fft_mag</td>
<td>There are two FFT magnitude columns: the first in dB and the second in the units of the output variable. The magnitude is normalized unless UNORM format is specified.</td>
</tr>
<tr>
<td>fft_phase</td>
<td>Associated phase, in degrees</td>
</tr>
</tbody>
</table>

Notes:

1. The following formula should be used as a guideline when specifying a frequency range for FFT output:

\[
\text{frequency increment} = \frac{1.0}{(\text{STOP} - \text{START})}
\]

Each frequency index corresponds to a multiple of this increment. To obtain a finer frequency resolution, maximize the duration of the time window.
2. FMIN and FMAX have no effect on the .ft0, .ft1, ..., .ftn files. For further information on the .FFT statement, see “Using the .FFT Statement” on page 19-7.
Chapter 12

AC Sweep and Small Signal Analysis

This chapter describes performing an AC sweep and small signal analysis. It covers the following topics:

- Understanding AC Small Signal Analysis
- Using the .AC Statement
- Using Other AC Analysis Statements
Understanding AC Small Signal Analysis

The AC small signal analysis portion of Star-Hspice computes (see Figure 12-1) AC output variables as a function of frequency. Star-Hspice first solves for the DC operating point conditions, which are used to develop linearized, small-signal models for all nonlinear devices in the circuit.

Figure 12-1: AC Small Signal Analysis Flow

Options:
- Method
- DC options to solve operating-point

Simulation Experiment

DC

Transient

AC

Other AC analysis statements
- .NOISE
- .DISTO
- .SAMPLE
- .NETWORK

AC small-signal simulation
Capacitor and inductor values are converted to their corresponding admittances:

\[ Y_C = j\omega C \quad \text{for capacitors} \]

and

\[ Y_L = 1/j\omega L \quad \text{for inductors} \]

Star-Hspice allows resistors to have different DC and AC values. If \( AC = <\text{value}> \) is specified in a resistor statement, the operating point is calculated using the DC value of resistance, but the AC resistance value is used in the AC analysis. This is convenient when analyzing operational amplifiers, since the operating point computation can be performed on the unity gain configuration using a low value for the feedback resistance. The AC analysis then can be performed on the open loop configuration by using a very large value for the AC resistance.

AC analysis of bipolar transistors is based on the small-signal equivalent circuit, as described in Chapter 4, “Using BJT Models”, in the *True-Hspice Device Models Reference Manual*. MOSFET AC equivalent circuit models are described in Chapter 8, “Introducing MOSFETs”, in the *True-Hspice Device Models Reference Manual*.

The AC analysis statement permits sweeping values for:

- Frequency
- Element
- Temperature
- Model parameter
- Randomized distribution (Monte Carlo)
- Optimization and AC design analysis

Additionally, as part of the small signal analysis tools, Star-Hspice provides:

- Noise analysis
- Distortion analysis
- Network analysis
- Sampling noise
Using the .AC Statement

You can use the .AC statement in several different formats, depending on the application, as shown in the examples below. The parameters are described below.

Syntax

**Single/double sweep:**

```
.AC type np fstart fstop
```

or

```
.AC type np fstart fstop <SWEEP var start stop incr>
```

or

```
.AC type np fstart fstop <SWEEP var type np start stop>
```

or

```
.AC var1 START = <param_expr1> STOP = <param_expr2> + STEP = <param_expr3>
```

or

```
.AC var1 START = start1 STOP = stop1 STEP = incr1
```

**Parameterized sweep:**

```
.AC type np fstart fstop <SWEEP DATA = datanm>
```

or

```
.AC DATA = datanm
```

**Optimization:**

```
.AC DATA = datanm OPTIMIZE = opt_par_fun RESULTS = measnames + MODEL = optmod
```

Random/Monte Carlo:

.AC type np fstart fstop <Sweep Monte = val>

The .AC statement keywords and parameters have the following descriptions:

<table>
<thead>
<tr>
<th>Keyword</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATA = datann</td>
<td>Data name referred to in the .AC statement</td>
</tr>
<tr>
<td>incr</td>
<td>Voltage, current, element or model parameter increment value</td>
</tr>
<tr>
<td>fstart</td>
<td>Starting frequency</td>
</tr>
<tr>
<td>fstop</td>
<td>Final frequency</td>
</tr>
<tr>
<td>MONTE = val</td>
<td>Produces a number val of randomly-generated values that are used to select</td>
</tr>
<tr>
<td></td>
<td>parameters from a distribution. The distribution can be Gaussian, Uniform,</td>
</tr>
<tr>
<td></td>
<td>or Random Limit. See “Performing Monte Carlo Analysis” on page 13-14 for</td>
</tr>
<tr>
<td></td>
<td>more information.</td>
</tr>
<tr>
<td>np</td>
<td>Number of points per decade or per octave, or just number of points,</td>
</tr>
<tr>
<td></td>
<td>depending on the preceding keyword</td>
</tr>
<tr>
<td>start</td>
<td>Starting voltage, current, any element or model parameter value</td>
</tr>
<tr>
<td>stop</td>
<td>Final voltage, current, any element or model parameter value</td>
</tr>
</tbody>
</table>

**Note:** If “type” variation is used, the “np” (number of points) is specified instead of “incr”.

**Note:** If type variation “POI” (list of points) is used, a list of frequency values is specified instead of “fstart fstop”.
Example

The following example performs a frequency sweep by 10 points per decade from 1 kHz to 100 MHz.

```
.AC DEC 10 1K 100MEG
```

The next line calls for a 100 point frequency sweep from 1 Hz to 100 Hz.

```
.AC LIN 100 1 100HZ
```

The following example performs an AC analysis for each value of clload, which results from a linear sweep of clload between 1 pF and 10 pF (20 points), sweeping frequency by 10 points per decade from 1 Hz to 10 kHz.

```
.AC DEC 10 1 10K SWEEP clload LIN 20 1pf 10pf
```
The following example performs an AC analysis for each value of \( rx \), 5 k and 15 k, sweeping frequency by 10 points per decade from 1 Hz to 10 kHz.

\[ .AC \ DEC \ 10 \ 1 \ 10K \ SWEEP \ rx \ n \ POI \ 2 \ 5k \ 15k \]

The next example uses the DATA statement to perform a series of AC analyses modifying more than one parameter. The parameters are contained in the file `datanm`.

\[ .AC \ DEC \ 10 \ 1 \ 10K \ SWEEP \ DATA = \text{datanm} \]

The following example illustrates a frequency sweep along with a Monte Carlo analysis with 30 trials.

\[ .AC \ DEC \ 10 \ 1 \ 10K \ SWEEP \ MONTE = 30 \]

When an .AC statement is included in the input file, Star-Hspice performs an AC analysis of the circuit over the specified frequency range for each parameter value specified in the second sweep.

For an AC analysis, at least one independent AC source element statement must be in the data file (for example, \( VI \ INPUT \ GND \ AC \ 1V \)). Star-Hspice checks for this condition and reports a fatal error if no such AC sources have been specified (see “Using Sources and Stimuli” on page 5-1).

**AC Control Options**

<table>
<thead>
<tr>
<th><strong>ABS( H = x )</strong></th>
<th>Sets the absolute current change through voltage defined branches (voltage sources and inductors). In conjunction with DI and REL( H ), ABS( H ) is used to check for current convergence. Default = 0.0.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ACOUT</strong></td>
<td>AC output calculation method for the difference in values of magnitude, phase and decibels for prints and plots. Default = 1.</td>
</tr>
</tbody>
</table>

The default value, ACOUT = 1, selects the Star-Hspice method, which calculates the difference of the magnitudes of the values. The SPICE method, ACOUT = 0, calculates the magnitude of the differences.
### DI = x
Sets the maximum iteration-to-iteration current change through voltage defined branches (voltage sources and inductors). This option is only applicable when the value of the DI control option is greater than 0. Default = 0.0.

### MAXAMP = x
Sets the maximum current through voltage defined branches (voltage sources and inductors). If the current exceeds the MAXAMP value, an error message is issued. Default = 0.0.

### RELH = x
Sets relative current tolerance through voltage defined branches (voltage sources and inductors). It is used to check current convergence. This option is applicable only if the value of the ABSH control option is greater than zero. Default = 0.05.

### UNWRAP
Displays phase results in AC analysis in unwrapped form (with a continuous phase plot). This allows accurate calculation of group delay. Note that group delay is always computed based on unwrapped phase results, even if the UNWRAP option is not set.
Using Other AC Analysis Statements

This section describes how to use other AC analysis statements.

**.DISTO Statement — AC Small-Signal Distortion Analysis**

The .DISTO statement causes Star-Hspice to compute the distortion characteristics of the circuit in an AC small-signal, sinusoidal, steady-state analysis. The program computes and reports five distortion measures at the specified load resistor. The analysis is performed assuming that one or two signal frequencies are imposed at the input. The first frequency, F1 (used to calculate harmonic distortion), is the nominal analysis frequency set by the .AC statement frequency sweep. The optional second input frequency, F2 (used to calculate intermodulation distortion), is set implicitly by specifying the parameter skw2, which is the ratio F2/F1.

| DIM2     | Intermodulation distortion, difference. The relative magnitude and phase of the frequency component (F1 - F2). |
| DIM3     | Intermodulation distortion, second difference. The relative magnitude and phase of the frequency component (2 · F1 - F2). |
| HD2      | Second-order harmonic distortion. The relative magnitude and phase of the frequency component 2 · F1 (ignoring F2). |
| HD3      | Third-order harmonic distortion. The relative magnitude and phase of the frequency component 3 · F1 (ignoring F2). |
| SIM2     | Intermodulation distortion, sum. The relative magnitude and phase of the frequency component (F1 + F2). |
The .DISTO summary report includes a set of distortion measures for each contributing component of every element, a summary set for each element, and a set of distortion measures representing a sum over all the elements in the circuit.

Syntax

```
.DISTO Rload <inter <skw2 <refpwr <spwf>>>>
```

where:

<table>
<thead>
<tr>
<th>Rload</th>
<th>The resistor element name of the output load resistor into which the output power is fed</th>
</tr>
</thead>
<tbody>
<tr>
<td>inter</td>
<td>Interval at which a distortion-measure summary is to be printed. Specifies a number of frequency points in the AC sweep (see the np parameter in “Using the .AC Statement”).</td>
</tr>
<tr>
<td></td>
<td>If inter is omitted or set to zero, no summary printout is made. In this case, the distortion measures can be printed or plotted with the .PRINT or .PLOT statement.</td>
</tr>
<tr>
<td></td>
<td>If inter is set to 1 or higher, a summary printout is made for the first frequency, and once for each inter frequency increment thereafter.</td>
</tr>
<tr>
<td></td>
<td>To obtain a summary printout for only the first and last frequencies, set inter equal to the total number of increments needed to reach fstop in the .AC statement. For a summary printout of only the first frequency, set inter to greater than the total number of increments required to reach fstop.</td>
</tr>
<tr>
<td>skw2</td>
<td>Ratio of the second frequency F2 to the nominal analysis frequency F1. The acceptable range is 1e-3 &lt; skw2 ≤ 0.999. If skw2 is omitted, a value of 0.9 is assumed.</td>
</tr>
</tbody>
</table>

Example

```
.DISTO RL 2 0.95 1.0E-3 0.75
```

Only one distortion analysis is performed per simulation. If more than one .DISTO statement is found, only the last is performed. The DISTO statement calculates distortions for diodes, BJTs, and MOSFETs (Level49 and Level53, Version 3.22).

### Note:
The summary printout from the distortion analysis for each frequency listed is extensive. Use the “inter” parameter in the .DISTO statement to limit the amount of output generated.

---

**.NOISE Statement — AC Noise Analysis**

**Syntax**

```
.NOISE ovv srcnam inter
```

where:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ovv</td>
<td>Nodal voltage output variable defining the node at which the noise is summed</td>
</tr>
<tr>
<td>srcnam</td>
<td>Name of the independent voltage or current source to be used as the noise input reference</td>
</tr>
</tbody>
</table>

---

AC Sweep and Small Signal Analysis

Using Other AC Analysis Statements
Example

```
.NOISE V(5) VIN 10
```

The .NOISE statement, used in conjunction with the AC statement, controls the noise analysis of the circuit.

### Noise Calculations

The noise calculations in Star-Hspice are based on the complex AC nodal voltages, which in turn are based on the DC operating point. Noise models are described for each device type in the appropriate chapter in Volume II. A noise source is not assumed to be statistically correlated to the other noise sources in the circuit; each noise source is calculated independently. The total output noise voltage is the RMS sum of the individual noise contributions:

\[
o_{\text{noise}} = \sum_{n=1}^{n} |Z_n \cdot I_n|^2
\]

where:

- \(o_{\text{noise}}\) Total output noise
- \(I\) Equivalent current due to thermal noise, shot or flicker noise
- \(Z\) Equivalent transimpedance between noise source and the output
- \(n\) Number of noise sources associated with all resistors, MOSFETs, diodes, JFETs, and BJTs
The equivalent input noise voltage is the total output noise divided by the gain or transfer function of the circuit. The contribution of each noise generator in the circuit is printed for each inter frequency point. The output and input noise levels are normalized with respect to the square root of the noise bandwidth, and have the units volts/Hz^{1/2} or amps/Hz^{1/2}.

You can simulate flicker noise sources in the noise analysis by including values for the parameters KF and AF on the appropriate device model statements.

Use the .PRINT or .PLOT statement to print or plot the output noise and the equivalent input noise.

You can only perform one noise analysis per simulation. If more than one NOISE statement is present, only the last one is performed.

**.SAMPLE Statement — Noise Folding Analysis**

For data acquisition of analog signals, data sampling noise often needs to be analyzed. This is accomplished with the .SAMPLE statement used in conjunction with the .NOISE and .AC statements.

The SAMPLE analysis causes Star-Hspice to perform a simple noise folding analysis at the output node.

**Syntax**

```
.SAMPLE FS = freq <TOL = val> <NUMF = val> <MAXFLD = val> + <BETA = val>
```

where:

- **FS = freq**  
  Sample frequency, in Hertz

- **TOL**  
  Sampling error tolerance: the ratio of the noise power in the highest folding interval to the noise power in baseband. Default = 1.0e-3.
The .NET statement computes the parameters for the impedance matrix Z, the admittance matrix Y, the hybrid matrix H, and the scattering matrix S. The input impedance, output impedance, and admittance are also computed. This analysis is a part of the AC small-signal analysis. Therefore, network analysis requires the specification of the AC statement frequency sweep.

Syntax

One-port network:

.NET input <RIN = val>

or

.NET input <val>

Two-port network:
.NET output input <ROUT = val> <RIN = val>

where:

input AC input voltage or current source name

output Output port. It can be an output voltage, V(n1,n2), or an output current, I(source), or I(element).

RIN Input or source resistance keyword. The RIN value is used to calculate the output impedance and admittance, and also the scattering parameters. The RIN value defaults to 1 ohm.

ROUT Output or load resistance keyword. The ROUT value is used to calculate the input impedance and admittance, and also the scattering parameters. The ROUT value defaults to 1 ohm.

Example

One-port network:
.NET VINAC RIN = 50
.NET IIN RIN = 50

Two-port network:
.NET V(10,30) VINAC ROUT = 75 RIN = 50
.NET I(RX) VINAC ROUT = 75 RIN = 50

AC Network Analysis - Output Specification

Syntax

\[ X_{ij}(z), \ ZIN(z), \ ZOUT(z), \ YIN(z), \ YOUT(z) \]

where:

\[ X \]
Specifies Z for impedance, Y for admittance, H for hybrid, and S for scattering
Using Other AC Analysis Statements

AC Sweep and Small Signal Analysis

\[ ij \]
i and j can be 1 or 2. They identify which matrix parameter is to be printed.

\[ z \]
Output type:
- R: real part
- I: imaginary part
- M: magnitude
- P: phase
- DB: decibel
- T: group time delay

\[ ZIN \]
Input impedance. For the one port network, ZIN, Z11 and H11 are the same.

\[ ZOUT \]
Output impedance

\[ YIN \]
Input admittance. For the one port network, YIN and Y11 are the same.

\[ YOUT \]
Output admittance

If “\[ z \]” is omitted, output includes the magnitude of the output variable.

Example

```
.PRINT AC Z11(R) Z12(R) Y21(I) Y22 S11 S11(DB) Z11(T)
.PRINT AC ZIN(R) ZIN(I) YOUT(M) YOUT(P) H11(M) H11(T)
.PLOT AC S22(M) S22(P) S21(R) H21(P) H12(R) S22(T)
```

Bandpass Netlist:¹ Star-Hspice Network Analysis Results

```
*FILE: FBP_1.SP
.OPTIONS DCSTEP = 1 POST
*BAND PASS FILTER
C1 IN  2  3.166PF
L1 2  3  203NH
C2 3  0  3.76PF
C3 3  4  1.75PF
C4 4  0  9.1PF
```
AC Sweep and Small Signal Analysis Using Other AC Analysis Statements

L2 4 0 36.81NH
C5 4 5 1.07PF
C6 5 0 3.13PF
L3 5 6 233.17NH
C7 6 7 5.92PF
C8 7 0 4.51PF
C9 7 8 1.568PF
C10 8 0 8.866PF
L4 8 0 35.71NH
C11 8 9 2.06PF
C12 9 0 4.3PF
L5 9 10 200.97NH
C13 10 OUT 2.97PF
RX OUT 0 1E14
VIN IN 0 AC 1
.AC LIN 41 200MEG 300MEG
.NET V(OUT) VIN ROUT = 50 RIN = 50
.PLOT AC S11(DB) (-50,10) S11(P) (-180,180)
.PLOT AC ZIN(M) (5,130) ZIN(P) (-90,90)
.END

Figure 12-2: S11 Magnitude and Phase Plots
**NETWORK Variable Specification**

Star-Hspice uses the results of AC analysis to perform network analysis. The .NET statement defines the Z, Y, H, and S parameters to be calculated.

The following list shows various combinations of the .NET statement for network matrices that are initially calculated in Star-Hspice:

1. \( .NET \text{ Vout Isrc V = [Z]} [I] \)
2. \( .NET \text{ Iout Vsrc I = [Y]} [V] \)
3. \( .NET \text{ Iout Isrc \{V1 I2\}^T = [H]} [I1 V2]^T \)
4. \( .NET \text{ Vout Vsrc \{I1 V2\}^T = [S]} [V1 I2]^T \)

( \( [M]^T \) represents the transpose of matrix M )
**Note:** The preceding list does not mean that combination (1) must be used for calculating the Z parameters. However, if .NET Vout Isrc is specified, Star-Hspice initially evaluates the Z matrix parameters and then uses standard conversion equations to determine the S parameters or any other requested parameters.

The example in Figure 12-4 shows the importance of the variables used in the .NET statement. Here, Isrc and Vce are the DC biases applied to the BJT.

**Figure 12-4: Parameters with .NET V(2) Isrc**

This .NET statement provides an incorrect result for the Z parameters calculation:

```
.NET V(2) Isrc
```

When Star-Hspice performs AC analysis, all the DC voltage sources are shorted and all the DC current sources are open-circuited. As a result, V(2) is shorted to ground, and its value is zero for AC analysis, directly affecting the results of the network analysis. When Star-Hspice attempts to calculate the Z parameters Z11 and Z21, defined as Z11 = V1/I1 and Z21 = V2/I1 with I2=0, the requirement
that $I_2$ must be zero is not satisfied in the circuit above. Instead, $V_2$ is zero, which results in incorrect values for $Z_{11}$ and $Z_{21}$.

The correct biasing configurations for performing network analysis for $Z$, $Y$, $H$, and $S$ parameters are shown in Figure 12-5.

**Figure 12-5: Network Parameter Configurations**

As an example, the $H$ parameters are calculated by using the .NET statement.

```
.NET I(Vc) I_B
```

```
.NET I(Vc) V_BE
```

```
.NET V(C) I_B
```

```
.NET V(C) V_BE
```
Here, $V_C$ denotes the voltage at node C, the collector of the BJT. With this statement, Star-Hspice calculates the H parameters immediately after AC analysis. The H parameters are calculated by:

$$V_1 = H_{11} \cdot I_1 + H_{12} \cdot V_2$$

$$I_2 = H_{21} \cdot I_1 + H_{22} \cdot V_2$$

For Hybrid parameter calculations of $H_{11}$ and $H_{21}$, $V_2$ is set to zero (due to the DC voltage source $V_{CE}$), while for $H_{12}$ and $H_{22}$ calculations, $I_1$ is set to zero (due to the DC current source $I_B$). Setting $I_1$ and $V_2$ equal to zero precisely meets the conditions of the circuit under examination; namely, that the input current source is open circuited and the output voltage source is shorted to ground.

External DC biases applied to a BJT can be driven by a data file of measured results. In some cases, not all of the DC currents and voltages at input and output ports are available. When performing network analysis, examine the circuit and select suitable input and output variables to obtain correctly calculated results. The following examples demonstrate the network analysis of a BJT using Star-Hspice.

**Network Analysis Example: Bipolar Transistor**

```
BJT network analysis
.option nopage list
+ newtol reli = 1e-5 absi = 1e-10 relv = 1e-5 relvdc = 1e-7
+ nomod post gmindc = 1e-12
.op
.param vbe = 0 ib = 0 ic = 0 vce = 0

$ H-parameter
.NET i(vc) ibb rin = 50 rout = 50
ve e 0 0
ibb 0 b dc = 'ib' ac = 0.1
vc c 0 'vce'
q1 c b e 0 bjt

.model bjt npn subs = 1
```
Using Other AC Analysis Statements

AC Sweep and Small Signal Analysis

+ bf = 1.292755e+02 br = 8.379600e+00
+ is = 8.753000e-18 nf = 9.710631e-01 nr = 9.643484e-01
+ ise = 3.428000e-16 isc = 1.855000e-17 iss = 0.000000e+00
+ ne = 2.000000e+00 nc = 9.460594e-01 ns = 1.000000e+00
+ vaf = 4.942130e+01 var = 4.589800e+00
+ ikf = 5.763400e-03 ikr = 5.000000e-03 irb = 8.002451e-07
+ rc = 1.216835e+02 rb = 1.786930e+04 rbm = 8.123460e+01
+ re = 2.136400e+00
+ cje = 9.894950e-14 mje = 4.567345e-01 vje = 1.090217e+00
+ cjc = 5.248670e-14 mjc = 1.318637e-01 vjc = 5.184017e-01
+ xcjc = 6.720303e-01
+ cjs = 9.671580e-14 mjs = 2.395731e-01 vjs = 5.000000e-01
+ tf = 3.319200e-11 itf = 1.457110e-02 xtf = 2.778660e+01
+ vtf = 1.157900e+00 ptf = 6.000000e-05
+ xti = 4.460500e+00 xtb = 1.456600e+00 eg = 1.153300e+00
+ tikf1 = -5.397800e-03 tirb1 = -1.071400e-03
+ tre1 = -1.121900e-02 trb1 = 3.039900e-03
+ trc1 = -4.020700e-03 trml = 0.000000e+00

.print ac par('ib') par('ic')
+ h11(m) h12(m) h21(m) h22(m)
+ z11(m) z12(m) z21(m) z22(m)
+ s11(m) s21(m) s12(m) s22(m)
+ y11(m) y21(m) y12(m) y22(m)

.ac Dec 10 1e6 5g sweep data = bias

.data bias

<table>
<thead>
<tr>
<th>vbe</th>
<th>vce</th>
<th>ib</th>
<th>ic</th>
</tr>
</thead>
<tbody>
<tr>
<td>771.5648m</td>
<td>292.5047m</td>
<td>1.2330u</td>
<td>126.9400u</td>
</tr>
<tr>
<td>797.2571m</td>
<td>323.9037m</td>
<td>2.6525u</td>
<td>265.0100u</td>
</tr>
<tr>
<td>821.3907m</td>
<td>848.7848m</td>
<td>5.0275u</td>
<td>486.9900u</td>
</tr>
<tr>
<td>843.5569m</td>
<td>1.6596</td>
<td>8.4783u</td>
<td>789.9700u</td>
</tr>
<tr>
<td>864.2217m</td>
<td>2.4031</td>
<td>13.0750u</td>
<td>1.1616m</td>
</tr>
<tr>
<td>884.3707m</td>
<td>2.0850</td>
<td>19.0950u</td>
<td>1.5675m</td>
</tr>
</tbody>
</table>

.enddata
.end

Other possible biasing configurations for the network analysis follow.
**$S$-parameter**

```plaintext
.NET v(c) vbb rin = 50 rout = 50
ve e 0 0
vbb b 0 dc = 'vbe' ac = 0.1
icc 0 c 'ic'
ql c b e 0 bjt
```

**$Z$-parameter**

```plaintext
.NET v(c) ibb rin = 50 rout = 50
ve e 0 0
ibb 0 b dc = 'ib' ac = 0.1
icc 0 c 'ic'
ql c b e 0 bjt
```

**$Y$-parameter**

```plaintext
.NET i(vc) vbb rin = 50 rout = 50
ve e 0 0
vbb b 0 'vbe' ac = 0.1
vc c 0 'vce'
ql c b e 0 bjt
```

**References**

Chapter 13

Statistical Analysis and Optimization

An electrical circuit must be designed to the tolerances associated with the specific manufacturing process. The electrical yield refers to the number of parts that meet the electrical test specifications. Maximizing the yield is important for the overall process efficiency. Star-Hspice analyzes and optimizes the yield by using statistical techniques and observing the effects of element and model parameter variation.

- Specifying Analytical Model Types
- Simulating Circuit and Model Temperatures
- Performing Worst Case Analysis
- Performing Monte Carlo Analysis
- Worst Case and Monte Carlo Sweep Example
- Optimization
- Optimization Examples
Specifying Analytical Model Types

You can model parametric and statistical variation in circuit behavior in Star Hspice by using:

- The .PARAM statement. Use to investigate the performance of a circuit as specified changes in circuit parameters are made. See “Specifying Simulation Input and Controls” on page 3-1 for details of the .PARAM statement.

- Temperature Variation Analysis. The circuit and component temperatures are varied and the circuit responses compared. The temperature-dependent effects of the circuit can be studied in detail.

- Monte Carlo Analysis. The statistical standard deviations of component values are known. Use for centering a design for maximum process yield, or for determining component tolerances.

- Worst Case Corners Analysis. The component value limits are known. Automates quality assurance for basic circuit function for process extremes, quick estimation of speed and power trade-offs, and best case and worst case model selection through parameter corners library files.

- Data Driven Analysis. Use for cell characterization, response surface, or Taguchi analysis. See “Performing Cell Characterization” on page 15-1. Automates cell characterization, including timing simulator polynomial delay coefficient calculation. There is no limit on the number of parameters simultaneously varied or number of analyses to be performed. Convenient ASCII file format for automated parameter value generation. Can replace hundreds or thousands of Star-Hspice runs.

Yield analyses are used to modify DC operating points, DC sweeps, AC sweeps, and transient analysis. They can generate scatter plots for operating point analysis and family of curves plots for DC, AC, and transient analysis.

The .MEASURE statement in Star-Hspice is used with yield analyses, allowing you to see distributions of delay times, power, or any other characteristic described with a .MEASURE statement. Often, this is more useful than viewing a family of curves generated by a Monte Carlo analysis. When the .MEASURE statement is used, a table of results is generated as an .mt# file, which is in
readable ASCII format, and can be displayed in AvanWaves. Also, when .MEASURE statements are used in a Monte Carlo or data driven analysis, the Star-Hspice output file includes calculations for standard statistical descriptors:

\[
\text{Mean} = \frac{x_1 + x_2 + \ldots + x_n}{N}
\]

\[
\text{Variance} = \frac{(x_1 - \text{Mean})^2 + \ldots (x_n - \text{Mean})}{N - 1}
\]

\[
\text{Sigma} = \sqrt{\text{Variance}}
\]

\[
\text{Average Deviation} = \frac{|x_1 - \text{Mean}| + \ldots + |x_n - \text{Mean}|}{N - 1}
\]
Simulating Circuit and Model Temperatures

Temperature affects all electrical circuits. The key temperature parameters associated with circuit simulation are (see Figure 13-1):

- Model reference temperature – each model might be measured at a different temperature and each model has a TREF parameter.
- Element junction temperature – each resistor, transistor, or other element generates heat and will be hotter than the ambient temperature.
- Part temperature – at the system level, each part has its own temperature.
- System temperature – a collection of parts form a system that has a local temperature.
- Ambient temperature – the ambient temperature is the air temperature of the system.

**Figure 13-1: Part Junction Temperature Sets System Performance**
Temperatures in Star-Hspice are calculated as differences from ambient temperature:

\[ T_{ambient} + \Delta_{system} + \Delta_{part} + \Delta_{junction} = T_{junction} \]

\[ I_{ds} = f(T_{junction}, T_{model}) \]

Every element in Star-Hspice has a keyword DTEMP. This is the difference between junction and ambient temperature. An example of using DTEMP in a MOSFET element statement is shown below.

```
M1 drain gate source bulk Model_name W=10u L=1u DTEMP=+20
```

**Temperature Analysis**

Star-Hspice allows you to specify three temperatures:

- **Model reference temperature**, specified in a .MODEL statement using the TREF parameter (or TEMP or TNOM, for some models). This is the temperature, in °C, at which the model parameters are measured and extracted. The value of TNOM can be set in a .OPTION statement. Its default value is 25 °C.

- **Circuit temperature**, specified using a .TEMP statement or the TEMP parameter. This is the temperature, in °C, at which all elements are simulated. To modify the temperature for a particular element, you can use the DTEMP parameter. The default circuit temperature is the value of TNOM.

- **Individual element temperature**, specified as the circuit temperature plus an optional amount specified using the DTEMP parameter.

You can specify the temperature of a circuit for a Star-Hspice run with either the .TEMP statement or the TEMP parameter in the .DC, .AC, or .TRAN statements. The circuit simulation temperature set by any of these statements is compared against the reference temperature set by the TNOM option. TNOM defaults to 25 °C unless the option SPICE is used, in which case it defaults to 27 °C. The derating of component values and model parameters is calculated by using the difference of the circuit simulation temperature and the reference temperature, TNOM.
Since elements and models within a circuit can be operating at different temperatures (for example, a high-speed input/output buffer switching at 50 MHz will be much hotter than a low-drive NAND gate switching at 1 MHz), use an element temperature parameter, DTEMP, and a model reference parameter, TREF. Specifying DTEMP in an element statement causes the element temperature for the simulation to be:

\[
\text{element temperature} = \text{circuit temperature} + \text{DTEMP}
\]

Specify the DTEMP value in the element statement (resistor, capacitor, inductor, diode, BJT, JFET, or MOSFET statement). You can assign a parameter to DTEMP, then sweep the parameter using the .DC statement. The DTEMP value defaults to zero.

By specifying TREF in the model statement, the model reference temperature is changed (TREF overrides TNOM). The derating of the model parameters is based on the difference of the circuit simulator’s temperature and TREF, instead of TNOM.

**.TEMP Statement**

The syntax is:

```
.TEMP t1 <t2 <t3 ...>>
```

\[t1\ t2\ \ldots\ \text{The temperatures, in } ^\circ\text{C, at which the circuit is simulated}\]

**Example**

```
.TEMP -55.0 25.0 125.0
```

The .TEMP statement sets the circuit temperatures for the entire circuit simulation. Star-Hspice uses the temperature set in the .TEMP statement along with the TNOM option setting (or the TREF model parameter) and the DTEMP element temperature, and simulates the circuit with individual elements or model temperatures.

```
.TEMP 100
D1 N1 N2 DMOD DTEMP=30
D2 NA NC DMOD
```
R1 NP NN 100 TC1=1 DTEMP=-30
.MODEL DMOD D IS=1E-15 VJ=0.6 CJA=1.2E-13 CJP=1.3E-14
+ TREF=60.0

From the .TEMP statement, the circuit simulation temperature is given as 100°C. Since TNOM is not specified, it defaults to 25°C. The temperature of the diode is given as 30°C above the circuit temperature by the DTEMP parameter. That is, D1temp = 100°C + 30°C = 130°C. The diode, D2, is simulated at 100°C. R1 is simulated at 70°C. Since TREF is specified at 60°C in the diode model statement, the diode model parameters given are derated by 70°C (130°C - 60°C) for diode D1 and by 40°C (100°C - 60°C) for diode D2. The value of R1 is derated by 45°C (70°C - TNOM).
Performing Worst Case Analysis

Worst case analysis often is used for design and analysis of MOS and BJT IC circuits. The worst case is simulated by taking all variables to their 2-sigma or 3-sigma worst case values. Since it is unlikely that several independent variables will attain their worst case values simultaneously, this technique tends to be overly pessimistic, and can lead to over-designing the circuit. However, it is useful as a fast check.

Model Skew Parameters

Avant! has extended the models in Star-Hspice to include physically measurable model parameters. The parameter variations allow the circuit simulator to predict the actual circuit response to the extremes of the manufacturing process. The physically measurable model parameters are called “skew” parameters because they are skewed from a statistical mean to obtain the predicted performance variations.

Examples of skew parameters are the difference between the drawn and physical dimension of metal, polysilicon, or active layers of an integrated circuit.

Generally, skew parameters are chosen independent of each other, so that combinations of skew parameters can be used to represent worst cases. Typical skew parameters for CMOS technology include:

- XL – polysilicon CD (critical dimension of poly layer representing the difference between drawn and actual size)
- XW\textsubscript{n}, XW\textsubscript{p} – active CD (critical dimension of active layer representing the difference between drawn and actual size)
- TOX – gate oxide thickness
- RSH\textsubscript{n}, RSH\textsubscript{p} – active layer resistivity
- DELVTO\textsubscript{n}, DELVTO\textsubscript{p} – threshold voltage variation

These parameters are allowed in any level MOS model in Star-Hspice. The DELVTO parameter simply shifts the threshold value. It is added to VTO for the Level 3 model and is added to or subtracted from VFB0 for the BSIM model.
Table 13-2 shows whether deviations are added to or subtracted from the average.

Table 13-2: Sigma Deviations

<table>
<thead>
<tr>
<th>Type</th>
<th>Param</th>
<th>Slow</th>
<th>Fast</th>
</tr>
</thead>
<tbody>
<tr>
<td>NMOS</td>
<td>XL</td>
<td>+</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>RSH</td>
<td>+</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>DELVTO</td>
<td>+</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>TOX</td>
<td>+</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>XW</td>
<td>-</td>
<td>+</td>
</tr>
<tr>
<td>PMOS</td>
<td>XL</td>
<td>+</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>RSH</td>
<td>+</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>DELVTO</td>
<td>-</td>
<td>+</td>
</tr>
<tr>
<td></td>
<td>TOX</td>
<td>+</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>XW</td>
<td>-</td>
<td>+</td>
</tr>
</tbody>
</table>

Skew parameters are chosen based on the available historical data collected either during fabrication or electrical test. For example, the poly CD skew parameter XL is collected during fabrication. This parameter is usually the most important skew parameter for a MOS process. Historical records produce data as shown in Figure 13-3.
Using Skew Parameters in Star-Hspice

The following example shows how to create a worst case corners library file for a CMOS process model. The physically measured parameter variations must be chosen so that their proper minimum and maximum values are consistent with measured current (IDS) variations. For example, a 3-sigma variation in IDS can be generated from a 2-sigma variation in the physically measured parameters.
The simulator accesses the models and skew through the .LIB library statement and the .INCLUDE include file statement. The library contains parameters that modify .MODEL statements. The following example of .LIB of model skew parameters features both worst case and statistical distribution data. The statistical distribution median value is the default for all non-Monte Carlo analysis.

**Example**

```
.LIB TT
$TYPICAL P-CHANNEL AND N-CHANNEL CMOS LIBRARY DATE:3/4/91
$ PROCESS: 1.0U CMOS, FAB22, STATISTICS COLLECTED 3/90-2/91
$ following distributions are 3 sigma ABSOLUTE GAUSSIAN

.PARAM
$ polysilicon Critical Dimensions
+ polycd=a gauss(0,0.06u,1) xl='polycd-sigma*0.06u'
$ Active layer Critical Dimensions
+ nactcd=a gauss(0,0.3u,1) xwn='nactcd+sigma*0.3u'
+ pactcd=a gauss(0,0.3u,1) xwp='pactcd+sigma*0.3u'
```
Performing Worst Case Analysis  Statistical Analysis and Optimization

$ Gate Oxide Critical Dimensions (200 angstrom +/- 10a at 1 $ sigma)
$ toxcd=agauss(200,10,1) tox='toxcd-sigma*10'
$ Threshold voltage variation
+ vtoncd=agauss(0,0.05v,1) delvton='vtoncd-sigma*0.05'
+ vtopcd=agauss(0,0.05v,1) delvtop='vtopcd+sigma*0.05'

.INC '/usr/meta/lib/cmos1_mod.dat'$ model include file

.ENDL TT
.LIB FF
$HIGH GAIN P-CH AND N-CH CMOS LIBRARY 3SIGMA VALUES

.PARAM TOX=230 XL=-0.18u DELVTON=-.15V DELVTOP= 0.15V
.INC '/usr/meta/lib/cmos1_mod.dat'$ model include file

.ENDL FF

The model would be contained in the include file /usr/meta/lib/cmos1_mod.dat.

.MODEL NCH NMOS LEVEL=2 XL=XL TOX=TOX DELVTO=DELVTON ......
.MODEL PCH PMOS LEVEL=2 XL=XL TOX=TOX DELVTO=DELVTOP ......

---

**Note:** The model keyname (left-hand side) is being equated to the skew parameter (right-hand side). Model keynames and skew parameters can have the same names.

---

**Skew File Interface to Device Models**

The skew parameters are model parameters. They are used most often for transistor models, but they also apply to passive components. A typical device model set includes:

- **MOSFET models for all device sizes using automatic model selector**
- **RC wire models for polysilicon, metal1, and metal2 layers (These models include temperature coefficients and fringing capacitance. They apply to drawn dimension)**
- **Single and distributed diode models for N+, P+, and well (includes temperature, leakage, and capacitance based on drawn dimension)**
BJT models for parasitic bipolar transistors, as well as any special BJTs such as a BiCMOS for ECL BJT process (includes current and capacitance as a function of temperature)

- Metal1 and metal2 transmission line models for long metal lines
- Models must be able to accept elements with sizes based on drawn dimension. A cell might be drawn at 2 μ dimension, shrink to 1 μ, with a physical size of 0.9 μ and an effective electrical size of 0.8 μ. The following dimension levels must be accounted for:
  - drawn size
  - shrunk size
  - physical size
  - electrical size

**Note:** Most simulator models go directly from drawn size to the electrical size. Star-Hspice is designed to support all four size levels for MOS models. Figure 13-5 shows the importance of the four size levels.

**Figure 13-5: Device Model from Drawn to Electrical Size**

![Device Model Diagram](image-url)
Performing Monte Carlo Analysis

Monte Carlo analysis uses a random number generator to create the following types of functions:

**Gaussian Parameter Distribution**
- Relative variation – variation is a ratio of average
- Absolute variation – variation is added to average
- Bimodal – nominal parameters are statistically reduced by multiplication of distribution

**Uniform Parameter Distribution**
- Relative variation – variation is a ratio of average
- Absolute variation – variation is added to average
- Bimodal – nominal parameters are statistically reduced by multiplication of distribution

**Random Limit Parameter Distribution**
- Absolute variation – variation is added to average
- Min or max variation is randomly selected

The number of times the operating point, DC sweep, AC sweep, or transient analysis is performed is determined by the value of the analysis keyword MONTE.

**Monte Carlo Setup**

To set up a Monte Carlo analysis, use the following Star-Hspice statements:

- .PARAM statement – sets a model or element parameter to a Gaussian, Uniform, or Limit function distribution.
- .DC, .AC, or .TRAN analysis – enable MONTE.
- .MEASURE statement – calculates output mean, variance, sigma, and standard deviation.
Analysis Syntax

Select the type of analysis desired, such as operating point, DC sweep, AC sweep, or TRAN sweep.

Operating point:
  .DC MONTE=val

DC sweep:
  .DC vin 1 5 .25 SWEEP MONTE=val

AC sweep:
  .AC dec 10 100 10meg SWEEP MONTE=val

TRAN sweep:
  .TRAN 1n 10n SWEEP MONTE=val

The value “val” represents the number of Monte Carlo iterations to be performed. A reasonable number is 30. The statistical significance of 30 iterations is quite high. If the circuit operates correctly for all 30 iterations, there is a 99% probability that over 80% of all possible component values operate correctly. The relative error of a quantity determined through Monte Carlo analysis is proportional to val^{-1/2}.

Monte Carlo Output

Use .MEASURE statements as the most convenient way to summarize the results.

The .PRINT statement generates tabular results and prints all Monte Carlo parameter usage values. If one iteration is out of specification, obtain the component values from the tabular listing. A detailed resimulation of that iteration might help identify the problem.

.GRAPH generates a high-resolution plot for each iteration. In contrast, AvanWaves superimposes all iterations as a single plot and allows you to analyze each iteration individually.
.PARAM Distribution Function Syntax

A .PARAM parameter is assigned to the keywords of Star-Hspice elements and models. A distribution function is assigned to each .PARAM parameter. The distribution function is recalculated for each element or model keyword use of a parameter. This feature allows a parameterized schematic netlist to be used for Monte Carlo analysis with no additional modifications.

The syntax is:
.PARAM xx=UNIF(nominal_val, rel_variation <, multiplier>)

or
.PARAM xx=AUNIF(nominal_val, abs_variation <, multiplier>)

or
.PARAM xx=GAUSS(nominal_val, rel_variation, sigma <, + multiplier>)

or
.PARAM xx=AGAUSS(nominal_val, abs_variation, sigma <, + multiplier>)

or
.PARAM xx=LIMIT(nominal_val, abs_variation)

where:

xx The parameter whose value is calculated by distribution function

UNIF Uniform distribution function using relative variation

AUNIF Uniform distribution function using absolute variation

GAUSS Gaussian distribution function using relative variation

AGAUSS Gaussian distribution function using absolute variation
**LIMIT**
Random limit distribution function using absolute variation.
+/- abs_variation is added to nominal_val based on whether the random outcome of a -1 to 1 distribution is greater or less than 0.

**nominal_val**
Nominal value for Monte Carlo analysis and default value for all other analyses.

**abs_variation**
The AUNIF and AGAUSS vary the nominal_val by +/- abs_variation.

**rel_variation**
The UNIF and GAUSS vary the nominal_val by +/- (nominal_val \cdot rel_variation).

**sigma**
The abs_variation or rel_variation is specified at the sigma level. For example, if sigma=3, then the standard deviation is abs_variation divided by 3.

**multiplier**
If not specified, the default is 1. The calculation is repeated this many times and the largest deviation is saved. The resulting parameter value might be greater or less than nominal_val. The resulting distribution is bimodal.

---

**Figure 13-6: Monte Carlo Distribution**

![Monte Carlo Distribution Diagram]

- **Gaussian Distribution**
  - Population
  - Abs variation
  - 3 Sigma
  - Nom_value

- **Uniform Distribution**
  - Population
  - Abs variation
  - Nom_value

\[ \text{Rel variation} = \frac{\text{Abs variation}}{\text{Nom value}} \]
Monte Carlo Parameter Distribution Summary

A new random variable is calculated each time a parameter is used. If no Monte Carlo distribution is specified, then the nominal value is assumed. When a Monte Carlo distribution is specified for only one analysis, the nominal value is used for all other analyses.

You can assign a Monte Carlo distribution to all elements that share a common model. The actual element value will vary by the element distribution. A Monte Carlo distribution also can be assigned to a model keyword, and all elements that share that model use the same keyword value. This allows double element and model distributions to be created.

For example, the MOSFET channel length varies from transistor to transistor by a small amount corresponding to the die distribution. The die distribution is responsible for offset voltages in operational amplifiers and for the tendency of flip-flops to settle into random states. However, all transistors on a given die site will vary by the wafer or fabrication run distribution, which is much larger than the die distribution, but affects all transistors the same. The wafer distribution is assigned to the MOSFET model; it sets the speed and power dissipation characteristics.

Monte Carlo Examples

Gaussian, Uniform, and Limit Functions

Test of monte carlo gaussian, uniform, and limit functions

.options post
.dc monte=60
* setup plots
.model histo plot ymin=80 ymax=120 freq=1

.graph model=HISTO aunif_1=v(au1)
.graph model=HISTO aunif_10=v(au10)
.graph model=HISTO agauss_1=v(ag1)
.graph model=HISTO agauss_10=v(ag10)
.graph model=HISTO limit=v(L1)

* uniform distribution relative variation +/- .2
.param ru_1=unif(100, .2)
Iu1 u1 0 -1
ru1 u1 0 ru_1

* absolute uniform distribution absolute variation +/- 20
* single throw and 10 throw maximum
.param rau_1=aunif(100, 20)
.param rau_10=aunif(100, 20, 10)
Iau1 aul 0 -1
raul aul 0 rau_1
Iau10 aul0 0 -1
raul0 aul0 0 rau_10

* gaussian distribution relative variation +/- .2 at 3 sigma
.param rg_1=gauss(100, .2, 3)
Ig1 g1 0 -1
rg1 g1 0 rg_1

* absolute gaussian distribution absolute variation +/- .2 at 3 sigma
* single throw and 10 throw maximum
.param rag_1=agauss(100, 20, 3)
.param rag_10=agauss(100, 20, 3, 10)
Iag1 ag1 0 -1
rag1 ag1 0 rag_1
Iag10 ag10 0 -1
rag10 ag10 0 rag_10

* random limit distribution absolute variation +/- 20
.param RL=limit(100, 20)
IL1 L1 0 -1
rL1 L1 0 RL
.end
Figure 13-7: Gaussian Functions

Figure 13-8: Uniform Functions
MOS IC processes have both a major and a minor statistical distribution of manufacturing tolerance parameters. The major distribution is the wafer-to-wafer and run-to-run variation. The minor distribution is the transistor-to-transistor process variation. The major distribution determines electrical yield. The minor distribution is responsible for critical second-order effects, such as amplifier offset voltage and flip-flop preference.
The example below is a Monte Carlo analysis of a DC sweep of the supply voltage VDD from 4.5 volts to 5.5 volts. Transistors M1 through M4 form two inverters. The channel lengths for the MOSFETs are set by the nominal value of the parameter LENGTH, which is set to 1u. Since all of the transistors are on the same integrated circuit die, the distribution is given by the parameter LEFF, which is a ±5% distribution in the variation of the channel lengths at the ±3-sigma level. Each MOSFET gets an independent random Gaussian value.

The parameter PHOTO controls the difference between the physical gate length and drawn gate length. Because both n-channel and p-channel transistors use the same layer for the gates, the Monte Carlo distribution XPHOTO is set to the local parameter PHOTO.

PHOTO lithography for both NMOS and PMOS devices is controlled by XPHOTO, which is consistent with the physics of manufacturing.

File: MONDC_A.SP

```
.DEV VDD 4.5 5.5 .1 SWEEP MONTE=30
.PARAM LENGTH=1U LPHOTO=.1U
.PARAM LEFF=GAUSS (LENGTH, .05, 3) + XPHOTO=GAUSS (LPHOTO, .3, 3)
.PARAM PHOTO=XPHOTO

M1 1 2 GND GND NCH W=10U L=LEFF
M2 1 2 VDD VDD PCH W=20U L=LEFF
M3 2 3 GND GND NCH W=10U L=LEFF
M4 2 3 VDD VDD PCH W=20U L=LEFF

.MODEL NCH NMOS LEVEL=2 UO=500 TOX=100 GAMMA=.7 VTO=.8 + XL=PHOTO
.MODEL PCH PMOS LEVEL=2 UO=250 TOX=100 GAMMA=.5 VTO=-.8 + XL=PHOTO
.INC Model.dat
.END
```
RC Time Constant

This simple example demonstrates the uniform distribution for resistance and capacitance and the resulting transient waveforms for 10 different random values.

*FILE: MON1.SP WITH UNIFORM DISTRIBUTION
.OPTION LIST POST=2
.PARAM RX=UNIF(1, .5) CX=UNIF(1, .5)
.TRAN .1 1 SWEEP MONTE=10
.IC 1 1
.RI 1 0 RX
.CI 1 0 CX
.END

Figure 13-11: Monte Carlo Analysis of RC Time Constant
Switched Capacitor Filter Design

The capacitors used in switched capacitor filter applications are composed of parallel connections of a basic cell. Use Monte Carlo techniques to estimate the variation in total capacitance. There are two distributions involved in the capacitance calculation:

- Minor distribution of cell capacitance from cell-to-cell on a single die
- Major distribution of the capacitance from wafer-to-wafer or manufacturing run-to-run

The minor distribution is the element distribution, and the major distribution is the model distribution.

Figure 13-12: Monte Carlo Distribution

You can approach this problem from either physical or electrical levels. The physical level relies on physical distributions such as oxide thickness and polysilicon linewidth control. The electrical level relies on actual capacitor measurements.

Physical Approach

Assume that the variation in capacitance for adjacent cells is controlled by the local variation of polysilicon, since the oxide thickness control is excellent for small areas on a single wafer.

Next, define a local poly linewidth variation and a global or model level poly linewidth variation.
The local polysilicon linewidth control for a line 10 \( \mu \) wide, manufactured with process A, is assumed to be \( \pm 0.02 \mu \) for a 1-sigma distribution. The global or model level polysilicon linewidth control is much wider; use 0.1 \( \mu \) for this example. The global oxide thickness is assumed to be 200 angstroms with a \( \pm 5 \) angstrom variation at 1 sigma.

The cap element is assumed to be square, with local poly variation in both directions. The cap model has two distributions, the poly linewidth distribution and the oxide thickness distribution. Since the effective length is

\[
\text{Leff} = L\text{drawn} - 2 \cdot \text{DEL}
\]

the model poly distribution is half the physical per-side values.

\[
\begin{align*}
\text{C1a} & \ 1 \ 0 \ \text{CMOD} \ W=\text{ELPOLY} \ L=\text{ELPOLY} \\
\text{C1b} & \ 1 \ 0 \ \text{CMOD} \ W=\text{ELPOLY} \ L=\text{ELPOLY} \\
\text{C1C} & \ 1 \ 0 \ \text{CMOD} \ W=\text{ELPOLY} \ L=\text{ELPOLY} \\
\text{C1D} & \ 1 \ 0 \ \text{CMOD} \ W=\text{ELPOLY} \ L=\text{ELPOLY}
\end{align*}
\]

$10U \ \text{POLYWIDTH}, 0.05U=1\text{SIGMA}$

$\$ \ \text{CAP MODEL USES 2*MODPOLY} \ .05u=1 \ \text{sigma}$

$5\text{angstrom oxide thickness AT 1SIGMA}$

$.PARAM \ \text{ELPOLY}=\text{AGAUSS}(10U,0.02U,1)$

$+ \ \text{MODPOLY}=\text{AGAUSS}(0, .05U,1)$

$+ \ \text{POLYCAP}=\text{AGAUSS}(200e-10,5e-10,1)$

$.MODEL \ \text{CMOD} \ C \ \text{THICK}=\text{POLYCAP} \ \text{DEL}=\text{MODPOLY}$

**Electrical Approach**

The electrical approach assumes no physical interpretation, but requires a local or element distribution and a global or model distribution.

Assume that the capacitors can be matched to \( \pm 1\% \) for the 2-sigma population. The process can maintain a \( \pm 10\% \) variation from run to run for a 2-sigma distribution.

\[
\begin{align*}
\text{C1a} & \ 1 \ 0 \ \text{CMOD} \ \text{SCALE}=\text{ELCAP} \\
\text{C1b} & \ 1 \ 0 \ \text{CMOD} \ \text{SCALE}=\text{ELCAP} \\
\text{C1C} & \ 1 \ 0 \ \text{CMOD} \ \text{SCALE}=\text{ELCAP} \\
\text{C1D} & \ 1 \ 0 \ \text{CMOD} \ \text{SCALE}=\text{ELCAP}
\end{align*}
\]

$.PARAM \ \text{ELCAP}=\text{Gauss}(1, .01, 2) \ \$1\% \ \text{at 2 sigma}$

$+ \ \text{MODCAP}=\text{Gauss}(.25p, .1, 2) \ \$10\% \ \text{at 2 sigma}$

$.MODEL \ \text{CMOD} \ C \ \text{CAP}=\text{MODCAP}$
Worst Case and Monte Carlo Sweep Example

The following example measures the delay of a pair of inverters. The input is buffered by an inverter, and the output is loaded by another inverter. The model was prepared according to the scheme described in the previous sections. The first .TRAN analysis statement sweeps from the worst case 3-sigma slow to 3-sigma fast. The second .TRAN does 100 Monte Carlo sweeps.

HSPICE Input File

The Star-Hspice input file can contain the following sections.

Analysis Setup Section

The simulation is accelerated by the use of the AUTOSTOP option, which automatically stops the simulation when the .MEASURE statements have achieved their target values.

```
$ inv.sp sweep mosfet -3 sigma to +3 sigma, then Monte Carlo
.option nopage nomod acct
  + autostop post=2
.tran 20p 1.0n sweep sigma -3 3 .5
.tran 20p 1.0n sweep monte=20
.option post co=132
.param vref=2.5
.meas m_delay trig v(2) val=vref fall=1
  + targ v(out) val=vref fall=1
.meas m_power rms power to=m_delay
.param sigma=0
```

Circuit Netlist Section

```
.global 1
vcc 1 0 5.0
vin in 0 pwl 0,0 0.2n,5
x1 in 2 inv
x2 2 3 inv
x3 3 out inv
x4 out 5 inv
.macro inv in out
  mn out in 0 0 nch W=10u L=1u
  mp out in 1 1 pch W=10u L=1u
```
Skew Parameter Overlay for Model Section
* overlay of gaussian and algebraic for best case worst case and
+ monte carlo
* +/- 3 sigma is the maximum value for parameter sweep
.param
+ mult1=1
+ polycd=agauss(0,0.06u,1) xl=’polycd-sigma*0.06u’
+ nactcd=agauss(0,0.3u,1) xwn=’nactcd+sigma*0.3u’
+ pactcd=agauss(0,0.3u,1) xwp=’pactcd+sigma*0.3u’
+ toxcd=agauss(200,10,1) tox=’toxcd-sigma*10’
+ vtoncd=agauss(0,0.05v,1) delvton=’vtoncd-sigma*0.05’
+ vtopcd=agauss(0,0.05v,1) delvtop=’vtopcd+sigma*0.05’
+ rshncd=agauss(50,8,1) rshn=’rshncd-sigma*8’
+ rshp=’rshp-sigma*20’

MOS Model for N-Channel and P-Channel Transistors Section
* LEVEL=28 example model for high accuracy model
.model nch nmos
+ LEVEL=28
+ lmlt=mult1 wmlt=mult1 wref=22u lref=4.4u
+ xl=xl xw=xwn tox=tox delvto=delvton rsh=rshn
+ ld=0.06u wd=0.2u
+ acm=2 ldif=0 hdif=2.5u
+ rs=0 rd=0 rdc=0 rsc=0
+ js=3e-04 jsw=9e-10
+ c3j=3e-04 mj=.5 pb=.8 cjsw=3e-10 mjsw=.3 phi=.8 fc=.5
+ capop=4 xqc=.4 meto=0.08u
+ tlev=1 cta=0 ctp=0 tlevc=0 nlev=0
+ trs=1.6e-03 bex=-1.5 tcv=1.4e-03
* dc model
+ x2e=0 x3e=0 x2u1=0 x2ms=0 x2u0=0 x2m=0
+ vfb0=-.5 phi0=0.65 k1=.9 k2=.1 eta0=0
+ muz=500 u00=.75
+ x3ms=15 ul=.02 x3u1=0
+ b1=.28 b2=.22 x33m=0.000000e+00
+ alpha=1.5 vcr=20
+ n0=1.6 wfac=15 wfacu=0.25
+ lvfb=0 lk1=.025 lk2=.05
+ lalpha=5
Transient Sigma Sweep Results

The plot in Figure 13-13 shows the family of transient analysis curves from the transient sweep of the sigma parameter from -3 to +3. Sigma is then algebraically coupled into the skew parameters and the resulting parameters modify the actual NMOS and PMOS models.
You can view the transient family of curves by plotting the .MEASURE output file. The plot in Figure 13-14 shows the measured pair delay and the total dissipative power against the parameter SIGMA.

**Figure 13-14: Sweep MOS Inverter, Pair Delay and Power: -3 Sigma to 3 Sigma**
Monte Carlo Results

The output of the Monte Carlo analysis is evaluated in this section. The plot in Figure 13-15 is a quality control step that plots TOX against XL (polysilicon critical dimension). The cloud of points was obtained in Avant!’s graphing software by setting XL as the X-axis independent variable and plotting TOX with a symbol frequency of 1. This has the effect of showing the points without any connecting lines. The resulting graph demonstrates that the TOX model parameter is randomly independent of XL.

**Figure 13-15: Scatter Plot, XL and TOX**

The next graph (see Figure 13-16) is a standard scatter plot of the measured inverter pair delay against the Monte Carlo index number. If a particular result looks interesting, such as if the very smallest delay was obtained in simulation 68 (“monte carlo index = 68”), you can read the output listing file and obtain the actual Monte Carlo parameters associated with that simulation.

```plaintext
*** monte carlo index = 68 ***
MONTE CARLO PARAMETER DEFINITIONS
polycd: xl = -1.6245E-07
nactcd: xwn = 3.4997E-08
pactcd: xwp = 3.6255E-08
toxcd: tox = 191.0
vtoncd: delvton = -2.2821E-02
```
From the preceding listing, you can see that the \( m\_delay \) value of 1.79e-10 seconds is the fastest pair delay. In addition, the Monte Carlo parameters can be examined.

**Figure 13-16: Scatter Plot of Inverter Pair Delay**

Plotting against the Monte Carlo index number does not help in centering the design. The first step in centering a design is to determine the most sensitive process variables. We can do this by graphing the various process parameters against the pair delay. Select the pair delay as the X-axis independent variable, and also set the symbol frequency to 1 to obtain the scatter plot. The graph in Figure 13-17 demonstrates the expected sensitivity of output pair delay to channel length variation (polysilicon variation).
Now, the parameter TOX is plotted against pair delay (Figure 13-18). Note that there is no clear tilt to the scatter plot. This indicates that TOX is a secondary process parameter compared to XL. To explore this in more detail, set the skew parameter XL to a constant and simulate.

Figure 13-18: Sensitivity of Delay with TOX
The plot in Figure 13-19 shows the overlay of a 3-sigma worst case corners response and the 100 point Monte Carlo. Notice that the actual (Monte Carlo) distribution for power/delay is very different than the +3 sigma to -3 sigma plot. The worst case was simulated in 0.5 sigma steps. The actual response is closer to ± 1.5 sigma instead of ± 3 sigma. This produces a predicted delay variation of 100 ps instead of 200 ps. Therefore, the advantage of using Monte Carlo over traditional 3-sigma worst case corners is a 100% improvement in accuracy of simulated-to-actual distribution. This is an example of how the worst-case procedure is overly pessimistic.

**Figure 13-19: Superimpose Sigma Sweep over Monte Carlo**
Now take the Monte Carlo plot and superimpose the assumed part grades from marketing studies (Figure 13-20). In this case we have used a 250 ps delay and 7.5 mW power dissipation to determine the 4 binning grades. A manual count gives: Bin1 - 13%, Bin2 - 37%, Bin3 - 27%, Bin4 - 23%. If this circuit were representative of the entire chip, we would predict a present yield of 13% for the premium Bin 1 parts, assuming the design and process variations.

**Figure 13-20: Speed/Power Yield Estimation**
Optimization

Optimization, the automatic generation of model parameters and component values from a given set of electrical specifications or measured data, is available in Star-Hspice. With a user-defined optimization program and a known circuit topology, Star-Hspice automatically selects the design components and model parameters to meet DC, AC, and transient electrical specifications.

Star-Hspice optimization is the result of more than ten years of research in both the optimizing algorithms and user interface. The optimizing function is integrated into the core of Star-Hspice, resulting in optimum efficiency. The circuit result targets are part of the .MEASURE command structure, and the parameters to be optimized are Star-Hspice-defined parameter functions. A .MODEL statement sets up the optimization.

\textbf{Note:} Star-Hspice computes the .MEASURE statements using the postprocessing output. Reducing postprocessing output by setting option \texttt{INTERP=1} may lead to interpolation errors in measurement results. See “Input and Output” on page 9-54 for more information on using these options.

The most powerful feature of the Star-Hspice approach is its incremental optimization technique. Incremental optimization allows you to solve the DC parameters first, then the AC parameters, and finally the transient parameters. A set of optimizer measurement functions not only makes the task of transistor optimization easy, but significantly improves cell and whole circuit optimization.

To perform optimization, create an input netlist file specifying:

- Minimum and maximum parameter and component limits
- The variable parameters and components
- An initial estimate of the selected parameter and component values
- The circuit performance goals or model-versus-data error function
Given the input netlist file, optimization specifications, component limits, and initial guess, the optimizer reiterates the circuit simulation until the target electrical specification is met or an optimized solution is found.

For improved optimization and simulation time and to increase the likelihood of a convergent solution, the initial estimate of the component values should produce a circuit with specifications near those of the original target. This reduces the number of times the optimizer reselects component values and resimulates the circuit.

**Optimization Control**

The length of time to complete an optimization is a function of the number of iterations allowed, the relative input tolerance, the output tolerance, and the gradient tolerance. The default values are satisfactory for most applications. Generally, 10 to 30 iterations are sufficient to get accurate optimizations.

**Simulation Accuracy**

Set the simulator with tighter convergence options than normal for optimization. The following options are suggested:

For DC MOS model optimizations:
- `absmos=1e-8`
- `relmos=1e-5`
- `relv=1e-4`

For DC JFET, BJT, and diode model optimizations:
- `absi=1e-10`
- `reli=1e-5`
- `relv=1e-4`

For transient optimizations:
- `relv=1e-4`
- `relvar=1e-2`
Curve Fit Optimization

Use optimization to curve fit user-defined DC, AC, or transient data. In a curve fit optimization, the desired numeric data for curves is stored in the data file as in-line data using the .DATA statement. The variable circuit components and parameter values of the netlist are specified in the .PARAM xxx=OPTxxx statement. The optimization analysis statements call the in-line data using the DATA= keyword. The .MEASURE statement uses the simulation result and compares it with the values given in the data file. The .MEASURE statement controls the comparison of simulation results to the values given in the data file. This is usually done with the ERR1 keyword. If the calculated value is not within the error tolerances specified in the optimization model, a new set of component values are selected and the circuit is resimulated. This is repeated until the closest fit to the curve is obtained, or the error tolerances set is satisfied.

Goal Optimization

Goal optimization differs from curve fit optimization in that it usually only applies to the optimization of a particular electrical specification, such as rise time or power dissipation.

Goal optimizations are specified using the GOAL keyword with a choice of relational operator in the .MEASURE statement, where GOAL is the target electrical specification being measured. This choice of relational operator is useful in multiple-constraint optimizations, when the absolute accuracy of some criteria is less important than for others.

Performing Timing Analysis

To analyze circuit timing violation, Star-Hspice uses a binary search algorithm to generate a set of operational parameters that produce a failure in the required behavior of the circuit. When a circuit timing failure occurs, you can identify a timing constraint that can lead to a design guideline. Typical types of timing constraint violations include:

- Data setup time before clock
- Data hold time after clock
- Minimum pulse width required to allow a signal to propagate to the output
- Maximum toggle frequency of the component(s)

Bisection is a method of optimization that finds the value of an input variable (target value) associated with a goal value of an output variable. The input and output variables can be of various types (for example, voltage, current, delay time, or gain) related by some transfer function. You can use the bisection feature in a pass-fail mode or a bisection mode. The process is largely the same in each case.

Understanding the Optimization Syntax

Several Star-Hspice statements are required for optimization.

- .MODEL modname OPT ...
- .PARAM parameter=OPTxxx (init, min, max)
- A .DC, .AC, or .TRAN analysis statement with MODEL=modname, OPTIMIZE=OPTxxx, and RESULTS=measurename
- .MEASURE measurename ... <GOAL = | < | > val> – note that a space is required on either side of the relational operator =, <, or >

The .PARAM statement lets you specify initial, lower, and upper bound values. The types of .MEASURE statements available for optimization are described in “Specifying Simulation Output” on page 8-1.

Output statements .PRINT, .PLOT, and .GRAPH must be associated with the analysis statements .DC, .AC, or .TRAN. An analysis statement with the keyword OPTIMIZE is used for optimization only. To generate output for the optimized circuit, another analysis statement (.DC, .AC, or .TRAN) must be specified, along with the output statements. The proper specification order is:

1. Analysis statement with OPTIMIZE
2. .MEASURE statements specifying optimization goals or error functions
3. Ordinary analysis statement
4. Output statements
Analysis Statement (.DC, .TRAN, .AC)

The syntax is:

```
.DC <DATA=filename> SWEEP OPTIMIZE=OPTxxx RESULTS=ierr1 ... + ierrn MODEL=optmod
```

or

```
.AC <DATA=filename> SWEEP OPTIMIZE=OPTxxx RESULTS=ierr1 ... + ierrn MODEL=optmod
```

or

```
.TRAN <DATA=filename> SWEEP OPTIMIZE=OPTxxx RESULTS=ierr1 ... + ierrn MODEL=optmod
```

where:

- **DATA** Specifies the in-line file of parameter data to use in the optimization
- **OPTIMIZE** Indicates the analysis is for optimization. Specifies the parameter reference name used in the .PARAM optimization statement. All .PARAM optimization statements with the parameter reference name selected by OPTIMIZE will have their associated parameters varied during an optimization analysis.
- **MODEL** The optimization reference name that is also specified in the .MODEL optimization statement.
- **RESULTS** The measurement reference name that is also specified in the .MEASURE optimization statement. RESULTS is used to pass analysis data to the .MEASURE optimization statement.

.PARAM Statement

The syntax is:

```
.PARAM parameter=OPTxxx (initial_guess, low_limit, upper_limit)
```

or

```
.PARAM parameter=OPTxxx (initial_guess, low_limit, upper_limit,
```
+ delta)

where:

\[ OPT_{xxx} \]

Specifies the optimization parameter reference name, referenced by the associated optimization analysis. This must agree with the OPTxxx name given in the analysis command associated with the keyname OPTIMIZE.

\[ parameter \]

Specifies the parameter to be varied, the initial value estimate, the lower limit, and the upper limit allowed for the parameter. If the best solution does not exist within these constraints, the optimizer attempts to find the best solution.

\[ delta \]

The final parameter value is the initial guess ± \((n \times \text{delta})\). If delta is not specified, the final parameter value can be anything between low_limit and upper_limit. This is useful for optimizing transistor drawn widths and lengths, which must be quantized.

Example

\[ .PARAM \ vt_x=OPT1(.7, .3, 1.0) \ u_o=x=OPT1(650, 400, 900) \]

In the above example, the parameters \( u_{ox} \) and \( v_{tx} \) are the variable model parameters to optimize a model for a given set of electrical specifications. The parameter \( v_{tx} \) is given an initial value estimate of 0.7 volts and can be varied within the limits of 0.3 and 1.0 volts for the optimization procedure. The optimization parameter reference name, OPT1, is used to reference the associated optimization analysis statement (not shown).

.Model Statement

For each optimization within a data file, specify a .MODEL statement to allow for more than one optimization per simulation run to be executed. The optimization .MODEL statement defines the convergence criteria, number of iterations, and derivative methods.
The syntax is:

```
.MODEL mname OPT <parameter=val ...>
```

You can specify the following OPT parameters in the .MODEL statement:

- **mname**
  Model name. Elements refer to the model by this name.

- **CENDIF**
  Represents the point at which more accurate derivatives are required. When the gradient of the RESULTS functions are less than CENDIF, the more time-consuming derivative methods are used. Values of 0.1 to 0.01 are suitable for most applications. If too large a value is used, the optimizer requires more CPU time. If too small a value is used, it might not find as accurate an answer. Default=1.0e-9.

- **CLOSE**
  The initial estimate of how close the parameter initial value estimates are to the final solution. CLOSE multiplies the changes in the new parameter estimates. A large value for CLOSE causes the optimizer to take large steps toward the solution and a small value causes the optimizer to take smaller steps toward the solution. CLOSE should range from 0.01 for very close parameter estimates to 10 for rough initial guesses. Default=1.0.

If CLOSE is greater than 100, the steepest descent part of the Levenburg-Marquardt algorithm dominates. For CLOSE less than 1, the Gauss-Newton method dominates. For further details, see L. Spruiell, “Optimization Error Surfaces,” *Meta-Software Journal*, Vol. 1, No. 4, December 1994.
**CUT**
Modifies CLOSE, depending on how successful the iterations toward the solution become. If the last iteration was successful, descent toward the solution CLOSE is decreased by CUT. If the last iteration was not a successful descent to the solution, CLOSE is increased by \( \text{CUT}^2 \). CUT drives CLOSE up or down depending on the relative success in finding the solution. The CUT value must be greater than 1. Default = 2.0.

**DIFSIZ**
Determines the increment change in a parameter value for gradient calculations (\( \Delta x = \text{DIFSIZ} \cdot \max(x, 0.1) \)). If delta is specified in a .PARAM statement, then \( \Delta x = \text{delta} \). Default = 1e-3.

**GRAD**
Represents a possible convergence when the gradient of the RESULTS function is less than GRAD. Values of 1e-6 to 1e-5 are suitable for most applications. If too large a value is used, the optimizer could stop before the best solution is found. Too small a value requires more iterations. Default=1.0e-6.

**ITROPT**
Sets the maximum number of iterations. Typically no more than 20-40 iterations are needed to find a solution. Too many iterations can imply the values for RELIN, GRAD, or RELOUT are too small. Default=20.

**LEVEL**
Selects the optimizing algorithm to use. Currently, the only option is LEVEL=1, a modified Levenburg-Marquardt algorithm.

**MAX**
Sets the upper limit on CLOSE. Values greater than 100 are recommended. Default=6000.
PARMIN

Allows better control of incremental parameter changes during error calculations. This produces more control over the trade-off between simulation time and optimization result accuracy. Star-Hspice calculates parameter increments using the relationship:

\[ \Delta \text{par\_val} = \text{DIFSIZ} \cdot \text{MAX(par\_val, PARMIN)} \]

Default=0.1.

RELIN

Specifies the relative input parameter variation for convergence. If all the optimizing input parameters vary by no more than RELIN from one iteration to the next, then the solution is declared convergent. Since RELIN is a relative variance test, a value of 0.001 implies that the optimizing parameters are varying by less than 0.1% from one iteration to the next. Default=0.001.

RELOUT

Represents the relative output RESULTS function variance for convergence. For RELOUT=0.001, the difference in the RMS error of the RESULTS functions should vary less than 0.001. Default=0.001.
Optimization Examples

This section provides examples of the following types of Star-Hspice optimizations:

- MOS Level 3 Model DC Optimization
- MOS Level 13 Model DC Optimization
- RC Network Optimization
- CMOS Tristate Buffer Optimization
- BJT S Parameters Optimization
- BJT Model DC Optimization
- GaAsFET Model DC Optimization
- MOS Op-amp Optimization

MOS Level 3 Model DC Optimization

This example shows an optimization of I-V data to a Level 3 MOS model. The data consists of gate curves ($i_d$ versus $v_{gs}$) and drain curves ($i_d$ versus $v_{ds}$). The Level 3 parameters VTO, GAMMA, UO, VMAX, THETA, and KAPPA are optimized. After optimization, the model is compared separately to the data for the gate and drain curves. The option POST generates AvanWaves files for comparing the model to the data.

Level 3 Model DC Optimization Input Netlist File

```
$LEVEL 3 mosfet optimization
$.tighten the simulator convergence properties
.OPTION nomod post=2 newtol relmos=1e-5 absmos=1e-8
.MOdel optmod OPT itropt=30
```

Circuit Input

```
vds  30  0  vds
vgs  20  0  vgs
vbs  40  0  vbs
m1 30 20 0 40 nch w=50u l=4u
$. 
$. .process skew parameters for this data
```
.PARAM xwn=-0.3u xln=-0.1u toxn=196.6 rshn=67
$.the model and initial guess
.MODEL nch NMOS LEVEL=3
+ acm=2 ldif=0 hdif=4u tlev=1 n=2
+ capop=4 meto=0.08u xqc=0.4
$.note capop=4 is ok for H8907 and later, otherwise use
$.Capop=2
$.fixed parameters
+ wd=0.15u ld=0.07u
+ js=1.5e-04 jsw=1.8e-09
+ cjm=1.7e-04 cjsw=3.8e-10
+ nfs=2e11 xj=0.1u delta=0 eta=0
$.process skew parameters
+ tox=toxn rsh=rshn
+ xw=xwn xl=xln

Optimized Parameters
+ vto=vto gamma=gamma
+ uo=uo vmax=vmax theta=theta kappa=kappa
.PARAM
+ vto  = opt1(1,0.5,2)
+ gamma = opt1(0.8,0.1,2)
+ uo  = opt1(480,400,1000)
+ vmax = opt1(2e5,5e4,5e7)
+ theta = opt1(0.05,1e-3,1)
+ kappa = opt1(2,1e-2,5)

Optimization Sweeps
.DC DATA=all optimize=opt1 results=comp1 model=optmod
.MEAS DC comp1 ERR1 par(ids) i(m1) minval=1e-04 ignor=1e-05

DC Sweeps
.DC DATA=gate
.DC DATA=drain

Print Sweeps
.PRINT DC vds=par(vds) vgs=par(vgs) im=i(m1) id=par(ids)
.PRINT DC vds=par(vds) vgs=par(vgs) im=i(m1) id=par(ids)
DC Sweep Data

$.data
.PARAM vds=0 vgs=0 vbs=0 ids=0
.DATA all vds vgs vbs ids
1.000000e-01 1.000000e+00 0.000000e+00 1.655500e-05
5.000000e+00 5.000000e+00 0.000000e+00 4.861000e-03
.ENDATA
.DATA gate vds vgs vbs ids
1.000000e-01 1.000000e+00 0.000000e+00 1.655500e-05
1.000000e-01 5.000000e+00 -2.000000e+00 3.149500e-04
.ENDDATA
.DATA drain vds vgs vbs ids
2.500000e-01 2.000000e+00 0.000000e+00 2.302000e-04
5.000000e+00 5.000000e+00 0.000000e+00 4.861000e-03
.ENDDATA
.END

The Star-Hspice input netlist shows:

- Using .OPTIONS to tighten tolerances increases the accuracy of Star-Hspice. This is recommended for I-V optimization.
- “.MODEL optmod OPT itropt=30” limits the number of iterations to 30.
- The circuit is simply one transistor. VDS, VGS, VBS are parameter names that match names used in the data statements.
- The process variation parameters, XL, XW, TOX, RSH are specified as constants in a .PARAM statement. These are measured parameters for the device being characterized.
- The model contains references to parameters. In “GAMMA= GAMMA”, the left-hand side is a Level 3 model parameter name, while the right-hand side is a “.PARAM” parameter name.
- The long .PARAM statement specifies initial, min and max values for the optimized parameters. UO is initialized at 480 and kept within the range 400 to 1000 during optimization.
- The first .DC statement indicates that the data is in the in-line “.DATA all” block (which contains merged gate and drain curve data), optimization of parameters that were declared as OPT1 (in this case all of the optimized parameters), error function COMP1 (matches the name of a .MEASURE statement), and model OPTMOD (sets iteration limit).
The .MEASURE statement specifies least-squares relative error. The difference between data par(ids) and model i(m1) is divided by either the absolute value of par(ids), or by minval=10e-6, whichever is larger. Using minval keeps low current data from dominating the error.

The remaining .DC and .PRINT statements are for printback after optimization. You can be placed them anywhere in the netlist input file because they will be correctly assigned when the file is parsed.

The “.PARAM VDS=0 VGS=0 VBS=0 IDS=0” statements simply declare these data column names as parameters.

The .DATA statements give data for IDS versus VDS, VGS, VBS. The selection of data should match the choice of model parameters to optimize. To optimize GAMMA, data with back bias must be provided (VBS= -2 in this case). To optimize KAPPA, the saturation region must have data. In this example, the data set “all” contain:

- gate curves: vds=0.1 vbs=0,-2 vgs=1 to 5 in steps 0.25
- drain curves: vbs=0 vgs=2,3,4,5 vds=0.25 to 5 in steps 0.25

The results are shown in Figure 13-21.
MOS Level 13 Model DC Optimization

This example shows an optimization of I-V data to a Level 13 MOS model. The data consists of gate curves (\(i ds\) versus \(v gs\)) and drain curves (\(i ds\) versus \(v ds\)). This example demonstrates two-stage optimization. The Level 13 parameters \(v fb0\), \(k1\), \(muz\), \(x2m\), and \(u00\) are optimized to the gate data. Then the Level 13 parameters \(MUS\), \(X3MS\), \(U1\), and the impact ionization parameter \(ALPHA\) are optimized to the drain data. After optimization, the model is compared to the data. The option POST generates AvanWaves files for comparing the model to the data.

The results are shown in Figure 13-22.

Level 13 Model DC Optimization Input Netlist File

```verbatim
$LEVEL 13 mosfet optimization
$..
tighten the simulator convergence properties
.OPTION nomod post=2
+ newtol relmos=1e-5 absmos=1e-8
.MODEL optmod OPT itropt=30
```
Circuit Input
vds 30 0 vds
vgs 20 0 vgs
vbs 40 0 vbs
m1 30 20 0 40 nch w=50u l=4u
$...
$.process skew parameters for this data
.PARAM xwn=-0.3u xln=-0.1u toxn=196.6 rshn=67
$...the model and initial guess
.MODEL nch NMOS LEVEL=13
+ acm=2 ldif=0 hdif=4u tlev=1 n=2 capop=4 meto=0.08u xqc=0.4
$.parameters obtained from measurements
+ wd=0.15u ld=0.07u js=1.5e-04 jsw=1.8e-09
+ cj=1.7e-04 cjsw=3.8e-10
$.parameters not used for this data
+ k2=0 eta=0 x2=0 x3=0 x2u=0 x2u=0 x3u=0
$.process skew parameters
+ toxm=toxn rsh=rshn
+ xw=xwn xl=xln
$.optimized parameters
+ vfb0=vfb0 k1=k1 x2m=x2m muz=muz u00=u00
+ mus=mus x3ms=x3ms u1=u1
$.impact ionization parameters
+ alpha=alpha vcr=15
.PARAM
+ vfb0 = opt1(-0.5, -2, 1)
+ k1 = opt1(0.6,0.3,1)
+ muz = opt1(600,300,1500)
+ x2m = opt1(0,-10,10)
+ u00 = opt1(0.1,0,0.5)
+ mus = opt2(700,300,1500)
+ x3ms = opt2(5,0,50)
+ u1 = opt2(0.1,0,1)
+ alpha = opt2(1,1e-3,10)

Optimization Sweeps
.DC DATA=gate optimize=opt1 results=comp1 model=optmod
.MEAS DC comp1 ERR1 par(ids) i(m1) minval=1e-04 ignor=1e-05
.DC DATA=drain optimize=opt2 results=comp2 model=optmod
.MEAS DC comp2 ERR1 par(ids) i(m1) minval=1e-04 ignor=1e-05
DC Data Sweeps
   .DC DATA=gate
   .DC DATA=drain

Print Sweeps
   .PRINT DC vds=par(vds) vgs=par(vgs) im=i(ml) id=par(ids)
   .PRINT DC vds=par(vds) vgs=par(vgs) im=i(ml) id=par(ids)

DC Sweep Data
  $..data
  .PARAM vds=0 vgs=0 vbs=0 ids=0
  .DATA gate vds vgs vbs ids
     1.000000e-01  1.000000e+00  0.000000e+00  1.655500e-05
     1.000000e-01  5.000000e+00  -2.000000e+00  3.149500e-04
  .ENDDATA
  .DATA drain vds vgs vbs ids
     2.500000e-01  2.000000e+00  0.000000e+00  2.809000e-04
     5.000000e+00  5.000000e+00  0.000000e+00  4.861000e-03
  .ENDDATA
  .END

Figure 13-22: Level 13 MOSFET Optimization
RC Network Optimization

Following is an example of optimizing the power dissipation and time constant of an RC network. The circuit is a parallel resistor and capacitor. The following design targets are specified.

- 1 s time constant
- 50 mW rms power dissipation through the resistor

The Star-Hspice strategy is as follows:

- .MEASURE statement RC1 calculates RC time constant (GOAL of .3679 V corresponds to 1 s time constant $e^{-t_c}$).
- .MEASURE statement RC2 calculates the rms power where the GOAL is 50 mW.
- OPTrc identifies RX and CX as optimization parameters and sets their starting, minimum, and maximum values.

Star-Hspice features used:

- Measure voltages and report times subject to goal
- Measure device power dissipation subject to goal
- Measure statements replace tabular or plot output
- Element value parameterization
- Parameter optimization function
- Transient with SWEEP optimize

RC Network Optimization Input Netlist File

```
.title RCOPT.sp
.option post

.PARAM RX=OPTRC(.5, 1E-2, 1E+2)
.PARAM CX=OPTRC(.5, 1E-2, 1E+2)

.MEASURE TRAN RC1 TRIG AT=0 TARG V(1) VAL=.3679 FALL=1 + GOAL=1sec
.MEASURE TRAN RC2 RMS P(R1) GOAL=50mwatts
```
.MODEL OPT1 OPT

.tran .1 2 $ initial values
.tran .1 2 SWEEP OPTIMIZE=OPTrc RESULTS=RC1,RC2 MODEL=OPT1
.tran .1 2 $ analysis using final optimized values

.ic 1 1
R1 1 0 RX
c1 1 0 CX

**Optimization Results**

<table>
<thead>
<tr>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Residual Sum of Squares</td>
<td>1.323651E-06</td>
</tr>
<tr>
<td>Norm of the Gradient</td>
<td>6.343728E-03</td>
</tr>
<tr>
<td>Marquardt Scaling Parameter</td>
<td>2.799235E-03</td>
</tr>
<tr>
<td>No. of Function Evaluations</td>
<td>24</td>
</tr>
<tr>
<td>No. of Iterations</td>
<td>12</td>
</tr>
</tbody>
</table>

**Residual Sum of Squares**

The residual sum of squares is a measure of the total error. The smaller this value is, the more accurate the optimization results are.

\[
\text{residual sum of squares} = \sum_{i=1}^{ne} E_i^2
\]

where \( E \) is the error function and \( ne \) is the number of error functions.
Norm of the Gradient

The norm of the gradient is another measure of the total error. The smaller this value is, the more accurate the optimization results are.

The gradient $G$ is found by

$$G_j = \sum_{i=1}^{ne} E_i \cdot (\Delta E_i / \Delta P_j)$$

and

$$\text{norm of the gradient} = 2 \cdot \sqrt{\sum_{j=1}^{np} G_j^2}$$

where $P$ is the parameter and $np$ is the number of parameters to be optimized.

Marquardt Scaling Parameter

This parameter is used in the Levenburg-Marquardt algorithm to find the actual solution of the optimizing parameters. The search direction is a combination of the Steepest Descent method and the Gauss-Newton method.

The Steepest Descent method is used initially to approach the solution because it is fast, and then the Gauss-Newton method is used to find the solution. During this process, the Marquardt Scaling Parameter becomes very small, but starts to increase again if the solution starts to deviate. If this happens, the optimizer chooses between the two methods to work toward the solution again.

If the optimal solution is not attained, an error message is printed and a large Marquardt Scaling Parameter value is printed.

Number of Function Evaluations

This is the number of analyses (for example, finite difference or central difference) that were needed to find a minimum of the function.
Number of Iterations
This is the number of iterations needed to find the optimized or actual solution.

Optimized Parameters OPTRC

```
*                                    %NORM-SEN   %CHANGE
.PARAM RX            =   6.7937   $   54.5260    50.2976M
.PARAM CX            = 147.3697M $   45.4740    33.7653M
```

Figure 13-23: Power Dissipation and Time Constant
(VOLT) RCOPT.TR0 = Before Optimization, RCOPT.TR1 = Optimized Result
CMOS Tristate Buffer Optimization

The example circuit is an inverting CMOS tristate buffer. The following design targets are specified:

1. Rising edge delay of 5 ns (input 50% voltage to output 50% voltage)
2. Falling edge delay of 5 ns (input 50% voltage to output 50% voltage)
3. RMS power dissipation should be as low as possible
4. Output load consists of
   - pad capacitance
   - leadframe inductance
   - 50 pF capacitive load
The Star-Hspice strategy is as follows:

- Simultaneously optimize rising delay buffer and falling delay buffer.
- Set up internal power supplies and tristate enable as global nodes.
- Optimize all device widths except:
  - Initial inverter (this is assumed to be standard size)
  - Tristate inverter and part of tristate control (the optimization is not sensitive to this path)
- Perform initial transient analysis for plotting purposes, then optimize and perform a final transient for plotting purposes.
- Use a weighted RMS power measure by specifying an unrealistically low power goal and using MINVAL to attenuate the error.

**CMOS Tristate Buffer Optimization Input Netlist File**

*Tri-State input/output Optimization
```plaintext
.options defl=1.2u nomod post=2
+ relv=1e-3 absvar=.5 relvar=.01
```

**Circuit Input**
```plaintext
.global lgnd lvcc enb
.macro buff data out
  mp1 DATAN DATA LVCC LVCC p w=35u
  mn1 DATAN DATA LGND LGND n w=17u
  mp2 BUS DATAN LVCC LVCC p w=wp2
  mn2 BUS DATAN LGND LGND n w=wn2
  mp3 PEN PENN LVCC LVCC p w=wp3
  mn3 PEN PENN LGND LGND n w=wn3
  mp4 NEN NENN LVCC LVCC p w=wp4
  mn4 NEN NENN LGND LGND n w=wn4
  mp5 OUT PEN LVCC LVCC p w=wp5 l=1.8u
  mn5 OUT NEN LGND LGND n w= wn5 l=1.8u
  mp10 NENN BUS LVCC LVCC p w=wp10
  mn12 PENN ENB NENN LGND n w=wn10
```
Statistical Analysis and Optimization

Optimization Examples

mn10 PENN BUS LGND LGND n w=wn10
mp11 NENN ENB LVCC LVCC p w=wp11
mp12 NENN ENBN PENN LVCC p w=wp11
mn11 PENN ENBN LGND LGND n w=80u

mp13 ENBN ENB LVCC LVCC p w=35u
mn13 ENBN ENB LGND LGND n w=17u
cbus BUS LGND 1.5pf
cpad OUT LGND 5.0pf
.ends

* * input signals *
vc vcc VCC GND 5V

lvcc vcc lvcc 6nh
lgnd lgnd gnd 6nh
vin DATA LGND pl (0v 0n, 5v 0.7n)
vinb DATABar LGND pl (5v 0n, 0v 0.7n)
ven ENB GND 5V

** circuit **
x1 data out buff
cext1 out GND 50pf
x2 databar outbar buff
cext2 outbar GND 50pf

Optimization Parameters

.param
+ wp2=opt1(70u,30u,330u)
+ wn2=opt1(22u,15u,400u)
+ wp3=opt1(400u,100u,500u)
+ wn3=opt1(190u,80u,580u)
+ wp4=opt1(670u,150u,800u)
+ wn4=opt1(370u,50u,500u)
+ wp5=opt1(1200u,1000u,5000u)
+ wn5=opt1(600u,400u,2500u)
+ wp10=opt1(240u,150u,450u)
+ wn10=opt1(140u,30u,280u)
+ wp11=opt1(240u,150u,450u)
Control Section

.tran 1ns 15ns
.tran .5ns 15ns sweep optimize=opt1 results=tfopt,tropt,rmspowo
model=optmod
** put soft limit for power with minval setting (i.e. values
** less than 1000mw are less important)
.measure rmspowo rms power goal=100mw minval=1000mw
.meas tran tfopt trig v(data) val=2.5 rise=1 targ v(out)
  + val=2.5 fall=1 goal 5.0n
.meas tran tropt trig v(databar) val=2.5 fall=1 targ
  + v(outbar) val=2.5 rise=1 goal 5.0n
.model optmod opt  itropt=30  max=1e+5
.tran 1ns 15ns
* output section *
*.plot tran v(data) v(out)
.plot tran v(databar) v(outbar)

Model Section

.MODEL N NMOS LEVEL=3 VTO=0.7 UO=500 KAPPA=.25 KP=30U ETA=.03
  + THETA=.04 VMAX=2E5 NSUB=9E16 TOX=500E-10 GAMMA=1.5 PB=0.6
  + JS=.1M XJ=0.5U LD=0.0 NFS=1E11 NSS=2E10 CGSO=200P CGDO=200P
  + CGBO=300P
.MODEL P PMOS LEVEL=3 VTO=-0.8 UO=150 KAPPA=.25 KP=15U
  + ETA=.03 THETA=.04 VMAX=5E4 NSUB=1.8E16 TOX=500E-10 NFS=1E11
  + GAMMA=.672 PB=0.6 JS=.1M XJ=0.5U LD=0.0
  + NSS=2E10 CGSO=200P CGDO=200P CGBO=300P
.end

Optimization Results

residual sum of squares     =  2.388803E-02
norm of the gradient        =  0.769765
marquardt scaling parameter =   12624.2
no. of function evaluations =      175
no. of iterations           =       23

Optimization Completed

Parameters relin=  1.0000E-03 on last iterations
### Optimized Parameters OPT1

<table>
<thead>
<tr>
<th>Param</th>
<th>Value</th>
<th>%norm</th>
<th>%change</th>
</tr>
</thead>
<tbody>
<tr>
<td>.param wp2</td>
<td>84.4981u</td>
<td>$22.5877</td>
<td>-989.3733u</td>
</tr>
<tr>
<td>.param wn2</td>
<td>34.1401u</td>
<td>$7.6568</td>
<td>-659.2874u</td>
</tr>
<tr>
<td>.param wp3</td>
<td>161.7354u</td>
<td>$730.7865m</td>
<td>-351.7833u</td>
</tr>
<tr>
<td>.param wn3</td>
<td>248.6829u</td>
<td>$8.1362</td>
<td>-2.2416m</td>
</tr>
<tr>
<td>.param wp4</td>
<td>238.9825u</td>
<td>$1.2798</td>
<td>-1.5774m</td>
</tr>
<tr>
<td>.param wn4</td>
<td>61.3509u</td>
<td>$8.1362</td>
<td>-2.2416m</td>
</tr>
<tr>
<td>.param wp5</td>
<td>1.7753m</td>
<td></td>
<td>2.1652m</td>
</tr>
<tr>
<td>.param wn5</td>
<td>1.0238m</td>
<td></td>
<td>413.9667u</td>
</tr>
<tr>
<td>.param wp10</td>
<td>268.3125u</td>
<td>$8.1917</td>
<td>-2.0266m</td>
</tr>
<tr>
<td>.param wn10</td>
<td>115.6907u</td>
<td>$40.5975</td>
<td>-422.8411u</td>
</tr>
<tr>
<td>.param wp11</td>
<td>153.1344u</td>
<td>$482.0655m</td>
<td>-30.6813m</td>
</tr>
</tbody>
</table>

*** optimize results measure names and values

* tfopt = 5.2056n
* tropt = 5.5513n
* rmspowo = 200.1808m

**Figure 13-25: Tristate Buffer Optimization Circuit**

![Tristate Buffer Optimization Circuit Diagram](image-url)
BJT S Parameters Optimization

In the following example, the S parameters are optimized to match those given for a set of measurements. These measured S parameters, as a function of frequency, are in the “.DATA MEASURED” in-line data statement. The model parameters of the microwave transistor (LBB, LCC, LEE, TF, CBE, CBC, RB, RE, RC, and IS) are varied so that measured S parameters in the .DATA statement matches the calculated S parameters from the simulation results.

This optimization uses a 2n6604 microwave transistor and an equivalent circuit consisting of a BJT with parasitic resistances and inductances. The BJT is biased at a 10 mA collector current (0.1 mA base current at DC bias and $b_f=100$).

**Key Star-Hspice Features Used**

- NET command to simulate network analyzer action
- AC optimization
- Optimization of element and model parameters
- Optimization comparing measured S parameters versus calculated parameters
- S parameters used in magnitude and phase (real and imaginary available)
- Data-driven frequency versus S parameter table weighting used for phase domain

**BJT S Parameters Optimization Input Netlist File**

```plaintext
* BJTOPT.SP BJT S PARAMETER OPTIMIZATION
.OPTION ACCT NOMOD POST=2

**BJT Equivalent Circuit Input**

```plaintext
* THE NET COMMAND IS AUTOMATICALLY REVERSING THE SIGN OF
* THE POWER SUPPLY CURRENT FOR THE NETWORK CALCULATIONS
.NET I(VCE) IBASE ROUT=50 RIN=50
VCE VCE 0 10V
IBASE 0 IIN AC=1 DC=.1MA
LBB IIN BASE LBB
LCC VCE COLLECT LCC
LEE EMIT 0 LEE
Q1 COLLECT BASE EMIT T2N6604
.MODEL T2N6604 NPN RB=RB BF=100 TF=TF CJE=CBE CJC=CBC
+ RE=RE RC=RC IS=IS
.PARAM
+ LBB= OPT1(100P, 1P, 10N)
+ LCC= OPT1(100P, 1P, 10N)
+ LEE= OPT1(100P, 1P, 10N)
+ TF = OPT1(1N, 5P, 5N)
+ CBE= OPT1(.5P, .1P, 5P)
+ CBC= OPT1(.4P, .1P, 5P)
+ RB= OPT1(10, 1, 300)
+ RE= OPT1(.4, .01, 5)
+ RC= OPT1(10, .1, 100)
+ IS= OPT1(1E-15, 1E-16, 1E-10)
.AC DATA=MEASURED OPTIMIZE=OPT1
+ RESULTS=COMP1,COMP3,COMP5,COMP6,COMP7
+ MODEL=CONVERGE
.MODEL CONVERGE OPT RELIN=1E-4 RELOUT=1E-4 CLOSE=100 ITROPT=25
.MEASURE AC COMP1 ERR1 PAR(S11M) S11(M)
.MEASURE AC COMP2 ERR1 PAR(S11P) S11(P) MINVAL=10
```
Optimization Examples

Statistical Analysis and Optimization

```plaintext
.MEASURE AC COMP3 ERR1 PAR(S12M) S12(M)
.MEASURE AC COMP4 ERR1 PAR(S12P) S12(P) MINVAL=10
.MEASURE AC COMP5 ERR1 PAR(S21M) S21(M)
.MEASURE AC COMP6 ERR1 PAR(S21P) S21(P) MINVAL=10
.MEASURE AC COMP7 ERR1 PAR(S22M) S22(M)
.AC DATA=MEASURED
.PRINT PAR(S11M) S11(M) PAR(S11P) S11(P)
.PRINT PAR(S12M) S12(M) PAR(S12P) S12(P)
.PRINT PAR(S21M) S21(M) PAR(S21P) S21(P)
.PRINT PAR(S22M) S22(M) PAR(S22P) S22(P)
.DATA MEASURED
FREQ   S11M   S11P   S21M    S21P   S12M   S12P S22M   S22P
100ME  .6    -52     19.75   148    .02     65    .87   - 21
200ME  .56   -95     15.30   127    .032    49    .69   - 33
500ME  .56   -149     7.69    97    .044    41    .45   - 41
1000ME .58   -174     4.07    77    .061    42    .39   - 47
2000ME .61    159     2.03    50    .095    40    .39   - 70
.ENDDATA
.PARAM FREQ=100ME S11M=0, S11P=0, S21M=0, S21P=0, S12M=0, +  S12P=0, S22M=0, S22P=0
.END

Optimization Results

RESIDUAL SUM OF SQUARES     =  5.142639e-02
NORM OF THE GRADIENT        =  6.068882e-02
MARQUARDT SCALING PARAMETER =  0.340303
CO. OF FUNCTION EVALUATIONS =  170
NO. OF ITERATIONS           =  35

The maximum number of iterations (25) was exceeded. However, the results probably are accurate. Increase ITROPT accordingly.

Optimized Parameters OPT1– Final Values

```
BJT Model DC Optimization

The goal is to match the forward and reverse Gummel plots obtained from a HP4145 semiconductor analyzer with the Star-Hspice LEVEL=1 Gummel-Poon BJT model. Since the Gummel plots are at low base currents, the base resistance is not optimized. The forward and reverse Early voltages (VAF and VAR) are not optimized, since no VCE data was measured.

The key feature used in this optimization is incremental optimization. First the forward Gummel data points are optimized. The forward optimized parameters are updated into the model and not allowed to change. Then the reverse Gummel data points are optimized.
BJT Model DC Optimization Input Netlist File

* FILE OPT_BJT.SP BJT OPTIMIZATION T2N3947
* OPTIMIZE THE DC FORWARD AND REVERSE CHARACTERISTICS FROM A
* GUMMEL PLOT
* ALL DC GUMMEL-POON DC PARAMETERS EXCEPT BASE RESISTANCE AND
* EARLY VOLTAGES OPTIMIZED
* $.TIGHTEN THE SIMULATOR CONVERGENCE PROPERTIES
* .OPTION NOMOD INGOLD=2 NOPAGE VNTOL=1E-10 POST
+ NUMDGT=5 RELI=1E-4 RELV=1E-4
$.OPTIMIZATION CONVERGENCE CONTROLS
* .MODEL OPTMOD OPT RELIN=1E-4 ITROPT=30 GRAD=1E-5 CLOSE=10
+ CUT=2 CENDIF=1E-6 RELOUT=1E-4 MAX=1E6

Room Temp Device
VBER BASE 0 VBE
VBCR BASE COL VBC
Q1 COL BASE 0 BJTMOD

Model and Initial Estimates

*.MODEL BJTMOD NPN
+ ISS = 0. XTF = 1. NS = 1.
+ CJS = 0. VJS = 0.50000 PTF = 0.
+ MJS = 0. EG = 1.10000 AF = 1.
+ ITF = 0.50000 VTF = 1.00000
+ FC = 0.95000 XCJC = 0.94836
+ SUBS = 1
+ TF=0.0 TR=0.0 CJE=0.0 CJC=0.0 MJE=0.5 MJC=0.5 VJE=0.6
+ VJC=0.6 RB=0.3 RC=10 VAF=550 VAR=300
$.THESE ARE THE OPTIMIZED PARAMETERS
+ BF=BF IS=IS IKF=IKF ISE=ISE RE=RE
+ NF=NF NE=NE
$.THESE ARE FOR REVERSE BASE OPT
+ BR=BR IKR=IKR ISC=ISC
+ NR=NR NC=NC

.PARAM VBE=0 IB=0 IC=0 VCE_EMIT=0 VBC=0 IB_EMIT=0 IC_EMIT=0
+ BF= OPT1( 100, 50, 350)
+ IS= OPT1( 5E-15, 5E-16, 1E-13)
+ NF= OPT1( 1.0, 0.9, 1.1)
+ IKF=OPT1( 50E-3, 1E-3, 1)
+ RE= OPT1( 10, 0.1, 50)
+ ISE=OPT1( 1E-16, 1E-18, 1E-11)
+ NE= OPT1( 1.5, 1.2, 2.0)
+ BR= OPT2( 2, 1, 10)
+ NR= OPT2( 1.0, 0.9, 1.1)
+ IKR=OPT2( 50E-3, 1E-3, 1)
+ ISC=OPT2( 1E-12, 1E-15, 1E-10)
+ NC= OPT2( 1.5, 1.2, 2.0)

Optimization Results
RESIDUAL SUM OF SQUARES = 2.196240E-02

Optimized Parameters OPT1
*    %NORM-SEN %CHANGE

.PARAM BF = 1.4603E+02 $ 2.7540E+00 -7.3185E-07
.PARAM IS = 2.8814E-15 $ 3.7307E+00 -5.0101E-07
.PARAM NF = 9.9490E-01 $ 9.1532E+01 -1.0130E-08
.PARAM IKF = 8.4949E-02 $ 1.3782E-02 -8.8082E-08
.PARAM RE = 6.2358E-01 $ 8.6337E-02 -3.7665E-08
.PARAM ISE = 5.0569E-16 $ 1.0221E-01 -3.1041E-05
.PARAM NE = 1.3489E+00 $ 1.7806E+00 2.1942E-07

Optimization Results
RESIDUAL SUM OF SQUARES = 1.82776

Optimized Parameters OPT2
*    %NORM-SEN %CHANGE
.PARAM BR = 1.0000E+01 $ 1.1939E-01 1.7678E+00
.PARAM NR = 9.8185E-01 $ 1.4880E+01 -1.1685E-03
.PARAM IKR = 7.3896E-01 $ 1.2111E-03 -3.5325E+01
.PARAM ISC = 1.8639E-12 $ 6.6144E+00 -5.2159E-03
.PARAM NC = 1.2800E+00 $ 7.8385E+01 1.6202E-03

Figure 13-28: BJT Optimization Forward Gummel Plots
GaAsFET Model DC Optimization

This example circuit is a high-performance GaAsFET transistor. The design target is to match HP4145 DC measured data to the Star-Hspice LEVEL=3 JFET model.

The Star-Hspice strategy is as follows:

- MEASURE IDSERR is an ERR1 type function providing linear attenuation of the error results, starting at 20 mA and ignoring all currents below 1 mA. The high current fit is the most important for this model.
- The OPT1 optimization function allows all DC parameters to be simultaneously optimized.
- The .DATA statement merges raw data files *TD1.dat and *TD2.dat together.
- The graph plot model sets the parameter MONO=1 to remove the retrace lines from the family of curves.
GaAsFET Model DC Optimization Input Netlist File

*FILE JOPT.SP JFET OPTIMIZATION
.OPTIONS ACCT NOMOD POST
+ RELI=2E-4 RELV=2E-4

VG GATE 0 XVGS
VD DRAIN 0 XVDS
J1 DRAIN GATE 0 JFETN1

.MODEL JFETN1 NFJ LEVEL=3 CAP=1 SAT=3
+ NG=1
+ CGS=1P CGD=1P RG=1
+ VTO=VTO BETA=BETA LAMBDA=LAMBDA
+ RS=RDS RD=RDS IS=1E-15 ALPHA=ALPHA
+ UCRIT=UCRIT SATEXP=SATEXP
+ GAMDS=GAMDS VGEXP=VGEXP

.PARAM
+ VTO=OPT1(-.8,-4,0)
+ VGEXP=OPT1(2,1,3.5)
+ GAMDS=OPT1(0,-.5,0)
+ BETA= OPT1(6E-3, 1E-5, 9E-2)
+ LAMBDA=OPT1(30M,1E-7,5E-1)
+ RDS=OPT1(1,.001,40)
+ ALPHA=OPT1(2,1,3)
+ UCRIT=OPT1(.1,.001,1)
+ SATEXP=OPT1(1,.5,3)

.DC DATA=DESIRED OPTIMIZE=OPT1 RESULTS=IDSERR MODEL=CONV
.MODEL CONV OPT RELIN=1E-4 RELOUT=1E-4 CLOSE=100 ITOPT=25
.MEASURE DC IDSERR ERR1 PAR(XIDS) I(J1) MINVAL=20M IGNORE=1M

.DC DATA=DESIRED
.GRAPH PAR(XIDS) I(J1)
.MODEL GRAPH PLOT MONO=1
.PRINT PAR(XVGS) PAR(XIDS) I(J1)

.DATA DESIRED MERGE
+ FILE=JDC.DAT XVDS=1 XVGS=2 XIDS=3
.ENDEDATA
.END

Optimization Results
RESIDUAL SUM OF SQUARES = 7.582202E-02
### Optimized Parameters Opt1

*   %NORM-SEN | %CHANGE
--- | --- | ---
.PARAM VTO  = -1.1067 | $64.6110 | 43.9224M
.PARAM VGEXP = 2.9475 | $13.2024 | 219.4709M
.PARAM GAMDS = 0. | $0. | 0.
.PARAM BETA  = 11.8701M | $17.2347 | 136.8216M
.PARAM LAMBDA = 138.9821M | $2.2766 | -1.5754
.PARAM RDS   = 928.3216M | $704.3204M | 464.0863M
.PARAM ALPHA = 2.2914 | $728.7492M | 168.4004M
.PARAM UCRIT = 1.0000M | $18.2438M | -125.0856
.PARAM SATEXP = 1.4211 | $1.2241 | 2.2218

**Figure 13-30: JFET Optimization**
MOS Op-amp Optimization

The design goals for the MOS operational amplifier are:

- Minimize the gate area (and hence the total cell area).
- Minimize the power dissipation.
- Open-loop transient step response of 100 ns for rising and falling edges.

The Star-Hspice strategy is:

- Simultaneous optimization of two amplifier cells for rising and falling edges.
- Total power is power for two cells.
- The optimization transient analysis must be longer to allow for a range of values in intermediate results.
- All transistor widths and lengths are optimized.
- Transistor area is calculated algebraically, a voltage value is used, and the resulting voltage is minimized.
- The transistor area measure statement uses MINVAL to give less weighting to the area minimization.
- Bias voltage is optimized.

MOS Op-amp Optimization Input Netlist File

AMPOPT.SP MOS OPERATIONAL AMPLIFIER OPTIMIZATION

.OPTION RELV=1E-3 RELVAR=.01 NOMOD ACCT POST
.PARAM VDD=5 VREF='VDD/2'
VDD VSUPPLY 0 VDD
VIN+ VIN+ 0 PWL(0 , 'VREF-10M' 10NS 'VREF+10M' )
VINBAR+ VINBAR+ 0 PWL(0 , 'VREF+10M' 10NS 'VREF-10M' )
VIN- VIN- 0 VREF
VBIAS VBIAS 0 BIAS
.GLOBAL VSUPPLY VBIAS

XRISE VIN+ VIN- VOUTR AMP
CLOADR VOUTR 0 .4P
XFALL VINBAR+ VIN- VOUTF AMP
CLOADF VOUTF 0 .4P
.MACRO AMP VIN+ VIN- VOUT
M1 2 VIN- 3 3 MOSN W=WM1 L=LM
M2 4 VIN+ 3 3 MOSN W=WM1 L=LM
M3 2 VSUPPLY VSUPPLY MOSP W=WM1 L=LM
M4 4 VSUPPLY VSUPPLY MOSP W=WM1 L=LM
M5 VOUT VBIAS 0 0 MOSN W=WM5 L=LM
M6 VOUT 4 VSUPPLY VSUPPLY MOSP W=WM6 L=LM
M7 3 VBIAS 0 0 MOSN W=WM7 L=LM
.ENDS

.PARAM AREA='4*WM1*LM + WM5*LM + WM6*LM + WM7*LM'
VX 1000 0 AREA
RX 1000 0 1K

.MODEL MOSP PMOS (VTO=-1 KP=2.4E-5 LAMBDA=.004
+ GAMMA =.37 TOX=3E-8 LEVEL=3)
.MODEL MOSN NMOS (VTO=1.2 KP=6.0E-5 LAMBDA=.0004
+ GAMMA =.37 TOX=3E-8 LEVEL=3)

.PARAM WM1=OPT1(60U,20U,100U)+
+ WM5=OPT1(40U,20U,100U)
+ WM6=OPT1(300U,20U,500U)
+ WM7=OPT1(70U,40U,200U)
+ LM=OPT1(10U,2U,100U)
+ BIAS=OPT1(2.2,1.2,3.0)

.TRAN 2.5N 300N SWEEP OPTIMIZE=OPT
+ RESULTS=DELAYR,DELAYF,TOT_POWER,AREA MODEL=OPT
+ MODEL OPT OPT CLOSE=100

.TRAN 2N 150N
.MEASURE DELAYR TRIG AT=0 TARG V(VOUTR) VAL=2.5 RISE=1
+ GOAL=100NS
.MEASURE DELAYF TRIG AT=0 TARG V(VOUTF) VAL=2.5 FALL=1
+ GOAL=100NS
.MEASURE TOT_POWER AVG POWER GOAL=10MW
.MEASURE AREA MIN PAR(AREA) GOAL=1E-9 MINVAL=100N
.PRINT V(VIN+) V(VOUTR) V(VOUTF)
.END
Optimization Results

RESIDUAL SUM OF SQUARES = 4.654377E-04
NORM OF THE GRADIENT = 6.782920E-02

Optimized Parameters Opt1

* %NORM-SEN %CHANGE

.PARAM WM1 = 47.9629U $ 1.6524 -762.3661M
.PARAM WM5 = 66.8831U $ 10.1048 23.4480M
.PARAM WM6 = 127.1928U $ 12.7991 22.7612M
.PARAM WM7 = 115.8941U $ 9.6104 -246.4540M
.PARAM LM = 6.2588U $ 20.3279 -101.4044M
.PARAM BIAS = 2.7180 $ 45.5053 5.6001M

*** OPTIMIZE RESULTS MEASURE NAMES AND VALUES

* DELAYR = 100.4231N
* DELAYF = 99.5059N
* TOT_POWER = 10.0131M
* AREA = 3.1408N

Figure 13-31: CMOS Op-amp
Figure 13-32: Operational Amplifier Optimization
Chapter 14

Using the Common Model Interface

Avant!’s Common Model Interface (CMI) is a program interface for adding proprietary models into the Star-Hspice simulator.

This chapter covers the following topics:

- Understanding CMI
- Examining the Directory Structure
- Running Simulations with CMI Models
- Supported Platforms
- Adding Proprietary MOS Models
- Testing CMI Models
- Model Interface Routines
- Interface Variables
- Internal Routines
- Supporting Extended Topology
- Conventions
Understanding CMI

Star-Hspice uses a dynamically linked shared library to integrate models with CMI. Add the global option `cmiflag`. It loads the dynamically linked CMI library, `libCMImodel`. Star-Hspice first searches for the shared library `libCMImodel` in the path `$hspice_lib_models`. If it does not find the library, it then searches the path in `$installdir/$ARCH/lib/models`.

Dynamic loading results in better resource sharing than static binding. While several Star-Hspice jobs are running concurrently, only one copy of the dynamically linked CMI model is needed in memory, which will speed up the process. Theoretically, the static linking version will always be slightly faster when only one Star-Hspice job is running at a time. However, the performance difference between dynamic loading and static binding is small, usually less than 5 percent.

CMI is released with several source code examples for integration of MOS, JFET, and MESFET models in Star-Hspice. They are standard Berkeley SPICE MOSFET models (LEVEL 1, 2, 3, BSIM1, 2, 3) and JFET/MESFET models. To minimize the effort required for adding models, Avant! provides installation scripts to automate the shared library generation process.

If your proprietary models are derived from SPICE models, the integration process is similar to the examples with minimal modifications.

---

**Note:** The actual Star-Hspice program contains device equations and programs for bias calculation, numerical integration, convergence checking, and matrix loading. These programs are not needed to complete a new model integration and are excluded from the source code examples.
Examining the Directory Structure

The CMI distribution is structured as shown in the following diagram. You must modify the shaded files or add new ones for new models.

<table>
<thead>
<tr>
<th>CMI/</th>
</tr>
</thead>
<tbody>
<tr>
<td>mos1/</td>
</tr>
<tr>
<td>mos2/</td>
</tr>
<tr>
<td>mos3/</td>
</tr>
<tr>
<td>b1/</td>
</tr>
<tr>
<td>b2/</td>
</tr>
<tr>
<td>b3/</td>
</tr>
<tr>
<td>JFET/</td>
</tr>
<tr>
<td>usermodel/</td>
</tr>
<tr>
<td>config</td>
</tr>
<tr>
<td>HSPCMI</td>
</tr>
<tr>
<td>makecми</td>
</tr>
<tr>
<td>get_arch</td>
</tr>
<tr>
<td>doc/</td>
</tr>
<tr>
<td>test/</td>
</tr>
<tr>
<td>lib/</td>
</tr>
<tr>
<td>obj/</td>
</tr>
</tbody>
</table>

HSPCMI: Subdirectory containing utility to process configuration file and makefile
get_arch: C shell script for identifying platforms
config: Configuration file
doc/: CMI documentation
link/: Main CMI routines
include/: CMI header files
makecми: Master makefile
test/: Model testing example
lib/: Shared library directory
obj/: Object code
mos1/, mos2/, mos3, b1,b2/,b3, JFET: Model directories
Running Simulations with CMI Models

CMI models are specified using model parameter *level*. Levels used by the example models are (same as those in Berkeley Spice-3):

- **LEVEL 1 (mos1/)** LEVEL 1 MOS model
- **LEVEL 2 (mos2/)** LEVEL 2 MOS model
- **LEVEL 3 (mos3/)** LEVEL 3 MOS model
- **LEVEL 4 (b1/)** BSIM model
- **LEVEL 5 (b2/)** BSIM2 model
- **LEVEL 8 (b3/)** BSIM3v3 model
- **LEVEL 9 (JFET)** JFET & MESFET model

To perform a simulation run on a CMI model, add the following line in the input netlist.

```
.option cmiflag
```

The LEVEL 8 example code located in the *b3* directory and Star-Hspice LEVEL 49 are both based on BSIM3, version 3. However, the speed of LEVEL 8 is sometimes 20 percent slower than LEVEL 49 in Star-Hspice. This occurs because LEVEL 49 in Star-Hspice is carefully implemented to ensure high accuracy and performance. In contrast, LEVEL 8 in the example code is created only as an example of CMI interface implementation. Therefore, the slower performance of the example code compared to Star-Hspice LEVEL 49 is expected.

The Level 9 example code is located in the JFET directory, and is based on Star_Hspice JFET&MESFET Level 3 (Statz model) and Spice3. This is example code, only for CMI interface implementation.
Supported Platforms

CMI supports the platforms:

- Sun SPARC: SunOS 4.1.3, Solaris 5.5X
- HP-7X: HP-UX 10.20
- RedHat Linux6.2, Linux7.0, Linux7.1
Adding Proprietary MOS Models

The CMI interface enables you to enter proprietary models into Star-Hspice. This section describes how to use CMI to add a new MOS model. Use CMI to simplify the integration process.

Note: In the following examples, the percent sign (%) represents the UNIX shell prompt, and $(installdir) points to the Star-Hspice release directory. $ARCH is the OS type for the computer. Star-Hspice 98.4 CMI release supports the platforms Sun4, Solaris, and HP.

Creating a CMI Shared Library

To add a new model:
1. Create a directory environment and modify the configuration file.
2. Prepare and modify model routines.
3. Compile the shared library.
4. Set up the runtime shared library path.

Creating the Directory Environment

To create the CMI directory environment:

1. Copy the CMI directory from the Star-Hspice release directory to a new location, as shown in the following example:

   % cp -r $(installdir)/cmi /home/user1/userx/model

   The new CMI directory /home/user1/userx/model/cmi is your working directory. Make sure that you have read and write access to your working directory.
2. Copy an existing model subdirectory to a new model directory and create a subdirectory for the new model under the working CMI directory. For example, if you have a MOSFET model whose LEVEL is 222, you can copy the subdirectory from the existing MOS model LEVEL 3, as follows:

```
%cp -r mos3 mos222
```

3. Add the following line in the configuration file `config`:

```
mos222    222    "my own MOSFET model"
```

where `mos222` is the model name

222 is the model LEVEL;

"my own MOSFET model" is the descriptive comment for the model. The model name and level must be unique in the configuration file. For more information, see the in-line comment in the configuration file.

### Preparing Model Routine Files

In the new model subdirectory `mos222`, rename `mos3` in all filenames to `mos222`, for example:

```
% mv CMImos3defs.h CMImos222defs.h
```

After renaming all the files, the new model subdirectory should contain the following group of files:

```
CMImos222defs.h   CMImos222.c
CMImos222GetIpar.c CMImos222SetIpar.c
CMImos222GetMpar.c CMImos222SetMpar.c
CMImos222eval.c   CMImos222set.c
CMImos222temp.c
```

The purpose and detailed description of each routine can be found in “Model Interface Routines” on page 14-13. You must modify the functions as necessary. The majority of the work required to add a new model is for modification of these files.
Compiling the Shared Library

Follow the steps above to modify the model routine files and the configuration file, then compile the model routines and the shared library with a single `make` operation. Prior to the `make` operation, manually set the environment variable `HSPICE_CMI` to the working CMI directory (see “Creating the Directory Environment” on page 14-6):

% setenv HSPICE_CMI /home/user1/userx/model/cmi

With `HSPICE_CMI` set correctly, invoke the compilation process by entering the following:

% make -f makecmi

The new shared library called `libCMImodel` will be created in subdirectory `lib/` with all the object files generated in subdirectory `obj/`.

We recommend that you check the syntax of your C functions before launching the compilation process. Enter the following command:

% make -f makecmi lint

to list any syntax errors in your model routines.

---

**Note:** During compilation, CMI creates files (`makefile.SUN` on SUN, `makefile.HP` on HP), and subdirectories (`obj/`, `lib/`) in the CMI working directory. Do not manually modify these generated files.

---

Choosing a Compiler

You can use any functional compiler by properly setting the environment variable `CC` to the location of the compiler (`CC` is used in the autogenerated makefile, `makefile.SUN` and `makefile.HP`). Make sure that the appropriate compiler and link flags are properly set so the final CMI library build is in position independent code (PIC). PIC is needed for dynamic linking.
For SUNOS 5.4 platforms or later, the automatically generated compiler flag -KPIC and link flag -G -z are for the Sun workshop compiler, cc or acc. These compilers are typically installed in a directory such as /usr1/opt/SUNWspro/SC4.2/bin. For HP9000/700 platforms, cc is installed in /opt/ansic/bin. For more information, type man cc or man acc to display the on-line manual page for these commands.

There are no restrictions on the optimization flags you use for the CMI library. However, we recommend using the flag -fast for the Sun compiler cc or acc and the flag -O for HP compiler cc.

Using the gcc Compiler

If you use the gcc compiler, modify the makefile (makefile.SUN or makefile.HP) to set the compiler flags correctly.

For gcc, set the environment variable CC to gcc and modify the makefile to use the -fPIC flag for compiling and the -r flag for linking. For example:

```
gcc -c -I../include -fPIC CMImain.c
...  
gcc -r -o ./lib/libCMImodel obj/*.o
```

Using the /usr/ucb/cc Compiler

If you use the /usr/ucb/cc compiler, modify the makefile (makefile.SUN or makefile.HP) to set the compiler flags correctly.

The /usr/ucb/cc compiler can not compile C source files until the “Language Optional Source Package” is installed. Verify that this source package is installed, then set the environment variable CC to /usr/ucb/cc.

---

**Note:** The “Language Optional Source Package” is not installed in Solaris by default, but it is installed in SUNOS 4.1.x by default. You must either install the optional language software or use a workable compiler such as the Sun workshop cc or acc. The gcc compiler can also be used with some minor modifications to the makefile.
Setting up the Runtime Shared Library Path

The shared library is now ready for use. You must update the shared model search path defined by the environment variable \texttt{hspice\_lib\_models} so that the system dynamic loader can find the new CMI shared library for Star-Hspice. Enter the following:

\begin{verbatim}
setenv hspice\_lib\_models $HSPICE\_CMI/lib
\end{verbatim}

Troubleshooting

Sometimes you can successfully build the CMI dynamic library, but at run time Star-Hspice returns the following error message:

\texttt{**error**: Unable to load /home/ant/lib/models/libCMImodel and /home/ant/lib/models/libCMImodel.so}

This problem is usually caused by undefined symbols at run time. The following is an example output of undefined symbols, using Sun workshop \texttt{cc} as a compiler on a SUNOS 5.5 machine (note that different compilers usually generate \texttt{nm} output in different formats)

\begin{verbatim}
Example
\texttt{nm libCMImodel | grep UNDEF}
\end{verbatim}

\begin{verbatim}
[35] | 0 | 0 | NOTY | LOCL | 0 | UNDEF  |
[34] | 0 | 0 | NOTY | LOCL | 0 | UNDEF  |
[1779] | 0 | 0 | NOTY | GLOB | 0 | UNDEF  | \_mul
[1853] | 0 | 0 | NOTY | GLOB | 0 | UNDEF  | \_dou
[1810] | 0 | 0 | NOTY | GLOB | 0 | UNDEF  | \_iob
[1822] | 0 | 0 | NOTY | WEAK | 0 | UNDEF  | \_ex\_deregister
[1749] | 0 | 0 | NOTY | WEAK | 0 | UNDEF  | \_ex\_register
[1857] | 0 | 0 | NOTY | GLOB | 0 | UNDEF  | atan
[1878] | 0 | 0 | NOTY | GLOB | 0 | UNDEF  | cos
[1820] | 0 | 0 | NOTY | GLOB | 0 | UNDEF  | exp
[1777] | 0 | 0 | NOTY | GLOB | 0 | UNDEF  | fabs
[1872] | 0 | 0 | NOTY | GLOB | 0 | UNDEF  | printf
[1764] | 0 | 0 | NOTY | GLOB | 0 | UNDEF  | log
[1767] | 0 | 0 | NOTY | GLOB | 0 | UNDEF  | malloc
[1842] | 0 | 0 | NOTY | GLOB | 0 | UNDEF  | memset
[1772] | 0 | 0 | NOTY | GLOB | 0 | UNDEF  | pow
[1869] | 0 | 0 | NOTY | GLOB | 0 | UNDEF  | sin
\end{verbatim}
The above undefined symbols can be satisfied at run time by libraries such as \textit{libc} or \textit{libm}. However, any unsatisfied symbols other than those shown in the example may cause the “Unable to load” problem.
Testing CMI Models

After creating the shared library, you may test the new model by running Star-Hspice on a sample input file `mos3.sp` under the subdirectory `test`. This file contains a simple CMOS inverter using MOS LEVEL-3 models. Modify transistor sizes and model cards as necessary.

```
%hspice mos3.sp >mos3.lis
```

Avanwaves can now be used to inspect the I-V and C-V characteristics at different biasing conditions.

Use AvanWaves to carefully check the following aspects:

- Sign and value of channel current \( (ids) \)
- The monotonicity of channel current versus \( vgs \) and \( vds \)
- Sign and value of capacitance \( (cgs, cgs, cgb, csb, cdb) \)

Refer to the *AvanWaves User Guide* for more information.

To verify the CMI integration of your new model, run a DC sweep analysis and transient analysis on the test netlist.

**Note:** *LEVELs from 100 to 200 are reserved for CMI customer models. Please choose levels from this range so there will be no conflicts with existing Star-Hspice model levels. Also, please add a special prefix or suffix for some of the auxiliary functions used in CMI, especially those from the public domain, such as the function called modchk or dc3p1 from Berkeley Spice3. This will ensure that the function names are different from those used in the Star-Hspice core code.*

After testing, if you are satisfied with your CMI library, put it in the default CMI library directory, `$installdir/$ARCH/lib/models`, where `$ARCH` is `sun4, sol4, or pa`, depending on the platform on which you compiled your CMI library.

The model interface routines accept input parameters from CMI. For each set of input conditions, the model routines are required to return transistor characteristics to CMI.
Model Interface Routines

Model interface routines accept input parameters from CMI. These input parameters include the following:

- Circuit and nominal model temperatures \((CKT_{\text{temp}}, CKT_{\text{nomtemp}})\)
- Input biases \((vds, vgs, vbs)\)
- Model parameters \((\text{level, vto, tox, } uo \ldots)\)
- Instance parameters \((w, l, as, ad \ldots)\)
- Mode of transistor \((\text{mode}, 1 \text{ for normal, } -1 \text{ for reverse})\)
- AC frequency \((freq, \text{ this is passed from simulator to model code})\)
- Transient simulation integration order \((\text{intorder})\) (Star-Hspice returns the following codes: 0 - Trapezoidal, 1 - 1st order Gear, 2- 2nd order Gear)
- Transient time step \((timestep)\)
- Transient time point \((timepoint)\)

For each set of input conditions, the model routines are required to return the following transistor characteristics to CMI:

- Charge and capacitance computation flag \((1 \text{ for computation, } 0 \text{ for no computation, } qflag)\)
- Charge, capacitance model selector \((0 \text{ for Meyer capacitance model*, } 13 \text{ for charge-based model, } capop)\)
- Channel current \((ids)\)
- Channel conductance \((gds)\)
- Transconductance \((gm)\)
- Substrate transconductance \((gmb)\)
- Turn-on voltage \((von)\)
- Saturation voltage \((vsat)\)
- Gate overlap capacitances \((cgs, cgdo, cgbo)\)
- Intrinsic MOSFET charges \((qg, qd, qs)\)
- Intrinsic MOSFET capacitances referenced to bulk \((cggb, cgdb, cgsb, cbgb, cbdb, cbsb, cdgb, cdbb, cdsb)\)
Parasitic source & drain conductances (gs, gd)

Substrate diode current (ibd, ibs)

Substrate diode conductance (gbd, gbs)

Substrate diode charge (qbd, qbs)

Substrate diode junction capacitance (capbd, capbs)

Substrate impact ionization current (isub)

Substrate impact ionization transconductances (gbgs=dIsub/dVgs, gbds=dIsub/dVds, gbbs=dIsub/dVbs)

Source resistance noise current squared (nois_irs)

Drain resistance noise current squared (nois_ird)

Thermal or Shot channel noise current squared (nois_idsfth)

Source resistance noise current squared (nois_idsfl)

Note: Currently, the Meyer capacitance model is not supported in Star-Hspice.

The transistor biases and output characteristics are transferred between CMI and model interface routines using variable type CMI_VAR, which can be found in the include/CMIdef.h file.

The entries vds, vgs and vbs are used to provide bias conditions, while the rest of the entries carry the results from evaluating the model equations.

/* must be consistent with its counterpart in HSPICE */
typedef struct CMI_var {

    /* device input formation */
    int    mode;       /* device mode */
    int    qflag;      /* flag for charge/cap computing */
    double vds;        /* vds bias */
    double vgs;        /* vgs bias */
    double vbs;        /* vbs bias */

}
/* device DC information */
double gd;    /* drain conductance */
double gs;    /* source conductance */
double cgso; /* gate-source overlap capacitance */
double cgdo; /* gate-drain overlap capacitance */
double cgbo; /* gate-bulk overlap capacitance */
double von;  /* turn-on voltage */
double vdsat; /* saturation voltage */
double ids;  /* drain dc current */
double gds;  /* output conductance (dIds/dVds) */
double gm;   /* trans-conductance (dIds/dVgs) */
double gmbs; /* substrate trans-conductance (dIds/dVbs) */

/* MOSFET capacitance model selection */
/* capop can have following values
* 13 charge model
* 0 or else Meyer's model

Note: Currently, Meyer’s model is not supported.
*/

int capop;  /* capacitor selector */

/* Meyer's capacitances: intrinsic capacitance + overlap capacitance
Note: currently, these 3 capacitances are ignored by Hspice. A charge-based model formulation is required. */
double capgs; /* Meyer's gate capacitance (dQg/dVgs + cgso) */
double capgd; /* Meyer's gate capacitance (dQg/dVds + cgdo) */
double capgb; /* Meyer's gate capacitance (dQg/dVbs + cgbo) */
Model Interface Routines

Using the Common Model Interface

/* substrate-junction information */
double ibs;  /* substrate source-junction leakage current */
double ibd;  /* substrate drain-junction leakage current */
double gbs;  /* substrate source-junction conductance */
double gbd;  /* substrate drain-junction conductance */
double capbs; /* substrate source-junction capacitance */
double capbd; /* substrate drain-junction capacitance */
double qbs;  /* substrate source-junction charge */
double qbd;  /* substrate drain-junction charge */

/* substrate impact ionization current */
double isub; /* substrate current */
double gbgs; /* substrate trans-conductance (dIsub/dVgs) */
double gbds; /* substrate trans-conductance (dIsub/dVds) */
double gbbs; /* substrate trans-conductance (dIsub/dVbs) */

/* charge-based model intrinsic terminal charges */
/* NOTE: these are intrinsic charges ONLY */
double qg;   /* gate charge */
double qd;   /* drain charge */
double qs;   /* source charge */

/* charge-based model intrinsic trans-capacitances*/
/* NOTE: these are intrinsic capacitances ONLY */
double cggb;
double cgdb;
double cgsb;
double cbgb;
double cbdb;
double cbsb;
double cdgb;
double cddb;
double cdsb;

/* noise parameters */
double nois_irs; /* Source noise current^2 */
double nois_ird; /* Drain noise current^2 */
double nois_idsth; /* channel thermal or shot noise current^2 */
double nois_idsfl; /* 1/f channel noise current^2 */
double freq; /* ac frequency */

/* extended model topology */
char *topovar; /* topology variables */
double leff; /* effective channel length */
double weff; /* effective channel width */
} CMI_VAR;

The nominal temperature and device temperature can be found in the global variable CMIenv. The CMIenv structure can be accessed via the global variable pCMIenv (pointer to the global CMIenv struct). The structure for CMIenv is defined in type CMI_ENV, which can be found in the include/CMIdef.h file:

typedef struct CMI_env {
    double CKTtemp; /* simulation temperature */
    double CKTnomTemp; /* nominal temperature */
    double CKTgmin; /* GMIN for the circuit */
    int CKTtempGiven; /* temp setting flag */
    /* following are hspice-specific options */
    double aspec;
    double spice;
    double scalm;
} CMI_ENV;
/* model parameters for JFET&MESFET */
/* JFET&MESFET model parameter for CMI_VAR in CMIdef.h */
double gg;    /* gate conductance */
double cigs; /* gate-to-source current */
double gigs; /* gate-to-source conductance */
double cigd; /* gate-to-drain current */
double gigd; /* gate-to-drain conductance */
double csat; /* diode saturation current */
double capds; /* drain-to-source capacitance */
double nois_irg; /* Gate noise current^2 */
double qgso; /* gate-to-source old charge */
double qgdo; /* gate-to-drain old charge */
double qgs; /* gate-to-source charge */
double qgd; /* gate-to-drain charge */
double vgsold; /* gate-to-source old voltage */
double vgdold; /* gate-to-drain old voltage */
Interface Variables

To assign model-instance parameter values and evaluate I-V, C-V response, fifteen interface routines are required. For each new model, pointers to these routines and the model-instance variables are defined by an interface variable in type `CMI_MOSDEF`, which can be found in the `include/CMIdef.h` file.

```c
typedef struct CMI_MosDef {
    char  ModelName[100];
    char  InstanceName[100];
    char  *pModel;
    char  *pInstance;
    int   modelSize;
    int   instSize;
    int   (*CMI_ResetModel)(char*, int, int);
    int   (*CMI_ResetInstance)(char*);
    int   (*CMI_AssignModelParm)(char*, char*, double);
    int   (*CMI_AssignInstanceParm)(char*, char*, double);
    int   (*CMI_SetupModel)(char*);
    int   (*CMI_SetupInstance)(char*, char*);
    int   (*CMI_Evaluate)(CMI_VAR*, char*, char*);
    int   (*CMI_DiodeEval)(CMI_VAR*, char*, char*);
    int   (*CMI_Noise)(CMI_VAR *, char*, char*);
    int   (*CMI_PrintModel)(char*);
    int   (*CMI_FreeModel)(char*);
    int   (*CMI_FreeInstance)(char*, char*);
    int   (*CMI_WriteError)(int, char*);
    int   (*CMI_Start)(void);
    int   (*CMI_Conclude)(void);
    /* extended model topology, 0 is normal mos, 1 is berkeley SOI, etc. */
    int   topoid;
} CMI_MOSDEF;
```
All routines return 0 on success, or nonzero integer (a user-defined error code) in case of warning or error. The following sections describe each entry. Examples for the first seven functions are extracted from the MOS3 implementation. Examples for the remaining eight functions are not part of the actual MOS3 code, but are included for demonstration. The example MOS3 implementation contains one header file and eight C files. All routines are derived from SPICE-3 code.

**pModel, pInstance**

Structure entries of the interface variable are initialized at compile time.

**Example**

```c
/* function declaration */
int CMImos3ResetModel(char*, int, int);
int CMImos3ResetInstance(char*);
int CMImos3AssignMP(char*, char*, double);
int CMImos3AssignIP(char*, char*, double);
int CMImos3SetupModel(char*);
int CMImos3SetupInstance(char*, char*);
int CMImos3Evaluate(CMI_VAR*, char*, char*);
int CMImos3DiodeEval(CMI_VAR*, char*, char*);
int CMImos3Noise(CMI_VAR *, char*, char*);
int CMImos3PrintModel(char*);
int CMImos3FreeModel(char*);
int CMImos3FreeInstance(char*, char*);
int CMImos3WriteError(int, char*);
int CMImos3Start(void);
int CMImos3Conclude(void);
/* extended model topology, 0 is normal mos, 1 is berkeley SOI, etc. */
/* local */
static MOS3model _Mos3Model;
```
static MOS3instance _Mos3Instance;

static CMI_MOSDEF CMI_mos3def = {
    (char*)&_Mos3Model,
    (char*)&_Mos3Instance,
    CMImos3ResetModel,
    CMImos3ResetInstance,
    CMImos3AssignMP,
    CMImos3AssignIP,
    CMImos3SetupModel,
    CMImos3SetupInstance,
    CMImos3Evaluate,
    CMImos3DiodeEval,
    CMImos3Noise,
    CMImos3PrintModel,
    CMImos3FreeModel,
    CMImos3FreeInstance,
    CMImos3 ,
    CMImos3Start,
    CMImos3Conclude
};

/* export */
CMI_MOSDEF *pCMI_mos3def = &CMI_mos3def;

*Note: the last 8 functions are optional. Any function not defined should be replaced with NULL.

CMI_ResetModel

This routine initializes all the parameters of a model. All model parameters should become undefined after initialization. Undefined means "not given in a netlist model card". The flag *pmos is used to set transistor type after initialization.

    int CMI_ResetModel(char* pmodel, int pmos, int level)
Example

```c
int
#ifdef __STDC__
CMImos3ResetModel(
    char *pmodel,
    int   pmos)
#else
CMImos3ResetModel(pmodel, pmos)
#endif
    char *pmodel;
    int   pmos;
#endif
{
    /* reset all flags to undefined */
    (void)memset(pmodel, 0, sizeof(MOS3model));
    /* Note: level contains model level value passed from parser */
    if(pmos)
    {
        ((MOS3model*)pmodel)->MOS3type = PMOS;
        ((MOS3model*)pmodel)->MOS3typeGiven = 1;
    }
    return 0;
} /* int CMImos3ResetModel() */
```
CMI_ResetInstance

This routine initializes all parameter settings of an instance. All instance parameters should be undefined after initialization. "Undefined" means "not given in a netlist MOS instance".

```c
int CMI_ResetInstance(char* pinst)
{
    int CMI_ResetInstance(char* pinst)
    pinst Pointer to the instance
}
```

Example

```c
int
#ifdef __STDC__
CMImos3ResetInstance(
    char *ptran)
#else
CMImos3ResetInstance(ptran)
    char *ptran;
#endif
{
    (void)memset(ptran, 0, sizeof(MOS3instance));

    ((MOS3instance*)ptran)->MOS3w = 1.0e-4;
    ((MOS3instance*)ptran)->MOS3l = 1.0e-4;

    return 0;
} /* int CMImos3ResetInstance() */
```

CMI_AssignModelParm

This routine sets the value of a model parameter.

```c
int CMI_AssignModelParm(char* pmodel, char* pname, double value)
    pmodel Pointer to the model instance
    pname String of parameter name
```
value Parameter value

Example

```c
int CMI_AssignInstanceParm(char *pinst,char* pname,double value)
```

**value** Parameter value

**pinst** Pointer to the instance

**pname** String of parameter name

**value** Parameter value

This routine sets the value of an instance parameter.

```c
int CMI_AssignInstanceParm(char *pinst,char* pname,double value)
```
Example

```c
int
#ifdef __STDC__
CMImos3AssignIP(
char   *ptran,
char   *pname,
double  value)
#else
CMImos3AssignIP(ptran,pname,value)
#endif
char   *ptran;
char   *pname;
double  value;
#endif
{ 
int param;

CMImos3GetIpar(pname, &param);
CMImos3SetIpar(param, value, (MOS3instance*)ptran);

return 0;
} /* int CMImos3AssignIP() */
```

CMI_SetupModel

This routine sets up a model after all the model parameters are specified.

```c
int CMI_SetupModel(char* pmodel)

pmodel Pointer to the model
```

Example

```c
int
#ifdef __STDC__
CMImos3SetupModel(
```
Interface Variables

Using the Common Model Interface

```
char *pmodel)
#else
CMI mos3SetupModel(pmodel)
char *pmodel;
#endif
{
CMI mos3setupModel((MOS3model*)pmodel);

return 0;
} /* int CMI mos3SetupModel() */

CMI_SetupInstance

This routine sets up an instance after all the instance parameters are specified. Typically temperature and geometry processing are performed here.

```
int CMI_SetupInstance(char* pinst)
pinst Pointer to the instance
```

Example

```
int
#ifdef __STDC__
CMI mos3SetupInstance(
char *pmodel,
char *ptran)
#else
CMI mos3SetupInstance(pmodel,ptran)
char *pmodel;
char *ptran;
#endif
{
/* temperature modified parameters */
CMI mos3temp((MOS3model*)pmodel,(MOS3instance*)ptran);
```
return 0;
} /* int CMImos3SetupInstance() */

**CMI_Evaluate**

Based on the bias conditions and model-instance parameter values, this routine evaluates the model equations and passes all transistor characteristics via the *CMI_VAR* variable.

```c
int CMI_Evaluate(CMI_VAR *pvar, char *pmodel, char *pinst)
```

- **pvar**  
  Pointer to *CMI_VAR* variable

- **pmodel**  
  Pointer to the model

- **pinst**  
  Pointer to the instance

**Example**

```c
int
#ifdef __STDC__
CMImos3Evaluate(
CMI_VAR *pslot,
char    *pmodel,
char    *ptr)
#else
CMImos3Evaluate(pslot,pmodel,ptr)
CMI_VAR *pslot;
char    *pmodel;
char    *ptr;
#endif
{
    CMI_ENV    *penv;
    MOS3instance *ptran;
    penv = pCMIenv; /* pCMIenv is a global */
    ptran = (MOS3instance*)ptr;
```
/* call model evaluation */
(void)CMImos3evaluate(penv,(MOS3model*)pmodel,ptran,
  pslot->vgs,pslot->vds,pslot->vbs);

pslot->gd = ptran->MOS3drainConductance;
pslot->gs = ptran->MOS3sourceConductance;
pslot->von = ptran->MOS3von;
pslot->ids = ptran->MOS3cd;
pslot->gds = ptran->MOS3gds;
pslot->gm = ptran->MOS3gm;
pslot->gmbs = ptran->MOS3gmbs;
pslot->gbd = ptran->MOS3gb;
pslot->gbs = ptran->MOS3gb;
pslot->cgs = ptran->MOS3capgs;
pslot->cgd = ptran->MOS3capgd;
pslot->cgb = ptran->MOS3cgb;
pslot->capdb = ptran->MOS3capdb;
pslot->capsb = ptran->MOS3capsb;
p.slot->cbso = ptran->MOS3cbs;
pslot->cbdo = ptran->MOS3cbd;

...Additional CMI_VAR elements should be assigned here for
substrate model and overlap capacitances.

return 0;
} /* int CMImos3Evaluate() */

**CMI_DiodeEval**

Based on the bias conditions and model/instance parameter values, this routine
evaluates the MOS junction diode model equations and passes all transistor
characteristics via the *CMI_VAR* variable.

int CMI_DiodeEval(CMI_VAR *pvar ,char *pmodel. char *pinst)
pvar Pointer to CMI_VAR variable
pmodel Pointer to the model
pinst Pointer to the instance

Example

int
#ifdef __STDC__
CMImos3DiodeEval(
    CMI_VAR *pslot,
    char *pmodel,
    char *ptr)
#else
CMImos3Diode(pslot,pmodel,ptr)
#endif
{
    CMI_ENV *penv;
    MOS3instance *ptran;
    penv = pCMIenv; /* pCMIenv is global */
    ptran = (MOS3instance*)ptr;
    /* call model evaluation */
    (void)CMImos3diode(penv,(MOS3model*)pmodel,ptran,
                      pslot->vgs,pslot->vds,pslot->vbs);
    pslot->ibs = ptran->MOS3ibs;
    pslot->ibd = ptran->MOS3ibd;
    pslot->gbs = ptran->MOS3gbs;
    pslot->gbd = ptran->MOS3gbd;

```c
pslot->capbs = ptran->MOS3capbs;
pslot->capbd = ptran->MOS3capbd;
pslot->qbs = ptran->MOS3qbs;
pslot->qdb = ptran->MOS3qbd;
return 0;
} /* int CMImos3DiodeEval() */
```

### CMI_Noise

Based on the bias conditions, temperature, and model/instance parameter values, this routine evaluates the noise model equations and returns noise characteristics via the `CMI_VAR` variable.

The value passed to `pslot->nois_irs` should be the thermal noise associated with the parasitic source resistance expressed as a mean square noise current in parallel with Rs.

The value passed to `pslot->nois_ird` should be the thermal noise associated with the parasitic drain resistance expressed as a mean square noise current in parallel with Rd.

The value passed to `pslot->nois_idsth` should be the thermal noise associated with the MOSFET expressed as a mean square noise current referenced across the MOSFET channel.

The value passed to `pslot->nois_idsfl` should be the flicker noise associated with the MOSFET expressed as a mean square noise current referenced across the MOSFET channel. Frequency is passed into CMI_Noise via `pslot->freq`.

```c
int CMI_Noise(CMI_VAR *pvar, char *pmodel, char *pinst)
{
    pvar Pointer to `CMI_VAR` variable
    pmodel Pointer to the model
    pinst Pointer to the instance
}
```
Example

```c
int
#ifdef __STDC__
CMImos3Noise(
  CMI_VAR *pslot,
  char    *pmodel,
  char    *ptr)
#else
CMImos3Noise(pslot,pmodel,ptr)
#endif
CMI_VAR *pslot;
char    *pmodel;
char    *ptr;
#endif
{double freq,fourkt;
  CMI_ENV      *penv
  MOS3instance *ptran;
  penv = pCMIenv; /* pCMIenv is a global */

  ptran = (MOS3instance*)ptr;
  fourkt = 4.0 * BOLTZMAN * ptran->temp; /* 4kT */
  freq = pslot->freq;

  /* Drain resistor thermal noise as current^2 source*/
  pslot->nois_ird = fourkt * ptran->gdpr;

  /* Source resistor thermal noise as current^2 source */
  pslot->nois_irs = fourkt * ptran->gspr;

  /* thermal noise assumed to be current^2 source referenced to channel. The source code for thermalnoise() is not shown here*/
  pslot->nois_idsth = thermalnoise(model, here, fourkt);
```
/* flicker (1/f) noise assumed to be current^2 source referenced to channel. The source code for flickernoise() is not shown here */
pslot->nois_idsfl = flickernoise(model, here, freq);

return 0;
} /* int CMImos3Noise() */

CMI_PrintModel

This routine prints all model parameter names, values and units to standard output and is called by Star-Hspice for each model after CMI_SetupModel.

int CMI_PrintModel(char *pmodel)

pmodel Pointer to the model

Example

int
#ifdef __STDC__
CMImos3PrintModel(
char *pmodel)
#else
CMImos3PrintModel(pmodel)
char *pmodel;
#endif
{
CMI_ENV *penv

/* Note: source for CMImos3printmodel() not shown*/
(void)CMImos3printmodel((MOS3model*)pmodel);

return 0;
} /* int CMImos3PrintModel() */
CMI_FreeModel

This routine allows the user to free memory that previously was allocated for model related data. This routine is called during a loop over all models at post-simulation time.

```c
int CMI_FreeModel(char *pmodel)

pmodel Pointer to the model
```

Example

```c
int
#ifdef __STDC__
CMImos3FreeModel(
char    *pmodel)
#else
CMImos3FreeModel(pmodel)
char    *pmodel;
#endif
{
    /* free memory allocated for model data. Note CMImos3freemodel() source code not shown. */
    (void)CMImos3freemodel((MOS3model*)pmodel);

    return 0;
} /* int CMImos3FreeModel() */
```

CMI_FreeInstance

This routine allows the user to free memory that was previously allocated for storing instance-related data. This routine is called during an outer loop over all models and an inner loop over all instances associated with each model at post-simulation time.

```c
int CMI_FreeInstance(char *pmodel, char *pinst)

pmodel Pointer to the model
```

```c
```
Example

```c
int
#ifdef __STDC__
CMImos3FreeInstance(
char    *pmodel,
char    *ptr)
#else
CMImos3FreeInstance(pmodel,ptr)
char    *pmodel;
char    *ptr;
#endif
{ 
CMI_ENV      *penv
MOS3instance *ptran;

  ptran = (MOS3instance*)ptr;
  /* free memory allocated for model data. Note 
CMImos3freeinstance() source code not shown. */ 
  (void)CMImos3freeinstance((MOS3model*)pmodel,ptran);

  return 0;
} /* int CMImos3FreeInstance() */
```

CMI_WriteError

This routine writes user-defined error messages to standard output when an error is detected during model evaluation. All CMI functions return a user-defined error code that is passed into CMI_WriteError(). In CMI_WriteError(), the user defines an error statement, copied to err_str, which is selected based on the error code value. CMI_WriteError() returns the error status: err_status>0 will cause
Star-Hspice to write the error message and abort, err_status=0 will cause Star-Hspice to write the warning message and continue. Star-Hspice calls CMI_WriteError() after every CMI function call.

```c
int CMI_WriteError(int err_code, char *err_str)

err_code Error code

err_str Pointer to error message
```

returns error status (>0 Hspice aborts, ==0 Hspice continues)

Example

```c
int
#ifdef __STDC__
CMImos3WriteError(
void err_code,
char *err_str)
#else
CMImos3WriteError(err_code,err_str)
int err_code;
char *err_str;
#endif
{
/* */

int err_status=0;
switch err_code
{
    case 1:
        strcpyn(err_str,"User Err: Eval()",&CMI_ERR_STR_LEN);
        err_status=1;
    case 2:
        strcpyn(err_str,"User Warn: Eval()",&CMI_ERR_STR_LEN);
        err_status=1;
    default:
        strcpyn(err_str,"User Err:Generic",CMI_ERR_STR_LEN);
```
err_status=1;
    }
    return err_status;
} /* int CMImos3WriteError() */

CMI_Start
This routine allows user-defined startup functions to be run once prior to
simulation.

    int CMI_Start(void)

Example

    int
    #ifdef __STDC__
    CMImos3Start(void)
    #else
    CMImos3Start(void)
    #endif
    {
        (void)CMImos3start();

        return 0;
    } /* int CMImos3Start() */

CMI_Conclude
This routine allows user-defined conclude functions to be run once at post-
simulation time.

    int CMI_Conclude(void)

Example

    int
    #ifdef __STDC__
    CMImos3Conclude(void)
CMI Function Calling Protocol

CMI calls the interface routines in the sequence as shown in Figure 14-1.
Figure 14-1: Interface Routines Calling Sequence
Using the Common Model Interface

Interface Variables

- CMI_Start()
- CMI_ResetModel()
- CMI_AssignModelParm()
- CMI_SetupModel()
- CMI_WriteError()
- CMI_ResetInstance()
- CMI_AssignInstanceParm()
- CMI_SetupInstance()
- CMI_WriteError()
- CMI_PrintModel()
- CMI_DiodeEval()
- CMI_WriteError()
- CMI_Evaluate()
- CMI_WriteError()
- CMI_Noise()
- CMI_WriteError()
- CMI_FreeInstance()
- CMI_FreeModel()
- CMI_Conclude()
Internal Routines

In the example MOS3 implementation, the interface routines in CMImos3.c also call the following internal routines:

- CMImos3GetIpar.c: get instance parameter index
- CMImos3SetIpar.c: set instance parameter
- CMImos3GetMpar.c: get model parameter index
- CMImos3SetMpar.c: set model parameter
- CMImos3eval.c: evaluate model equations
- CMImos3set.c: setup a model
- CMImos3temp.c: setup an instance including temperature-effect

Figure 14-2 illustrates the hierarchical relationship between the interface routines and internal routines.

Note: For the automatic script to work, the name of the interface variable and all routine files must follow the naming convention, as follows:

- pCMI_xxxdef
- CMIxxx.c
- CMIxxxSetIpar.c
- CMIxxxSetMpar.c
- CMIxxxGetIpar.c
- CMIxxxGetMpar.c
- CMIxxxeval.c

where xxx is the model name.
Figure 14-2: Hierarchy of Interface and Internal Routines

<table>
<thead>
<tr>
<th>Interface Routines</th>
<th>Internal Routines</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMI</td>
<td></td>
</tr>
<tr>
<td>CMImos3.c</td>
<td></td>
</tr>
<tr>
<td>CMI_ResetModel()</td>
<td>CMImos3setupModel()</td>
</tr>
<tr>
<td>CMI_ResetInstance()</td>
<td>CMImos3temp()</td>
</tr>
<tr>
<td>CMI_SetupModel()</td>
<td>CMImos3temp.c</td>
</tr>
<tr>
<td>CMI_SetupInstance()</td>
<td></td>
</tr>
<tr>
<td>CMI_AssignModelParm()</td>
<td></td>
</tr>
<tr>
<td>CMI_AssignInstanceParm()</td>
<td></td>
</tr>
<tr>
<td>CMI_Evaluate()</td>
<td>CMImos3evaluate()</td>
</tr>
<tr>
<td>CMImos3GetIpar()</td>
<td>CMImos3GetIpar.c</td>
</tr>
<tr>
<td>CMImos3GetMpar()</td>
<td>CMImos3GetMpar.c</td>
</tr>
<tr>
<td>CMImos3temp()</td>
<td></td>
</tr>
<tr>
<td>CMImos3evaluate()</td>
<td></td>
</tr>
<tr>
<td>CMImos3setupModel()</td>
<td>CMImos3setupModel()</td>
</tr>
<tr>
<td>CMImos3GetIpar.c</td>
<td></td>
</tr>
<tr>
<td>CMImos3GetMpar.c</td>
<td></td>
</tr>
<tr>
<td>Optional Routines</td>
<td></td>
</tr>
<tr>
<td>CMI_DiodeEval()</td>
<td></td>
</tr>
<tr>
<td>CMI_Noise()</td>
<td></td>
</tr>
<tr>
<td>CMI_PrintModel()</td>
<td></td>
</tr>
<tr>
<td>CMI_FreeModel()</td>
<td></td>
</tr>
<tr>
<td>CMI_FreeInstance()</td>
<td></td>
</tr>
<tr>
<td>CMI_WriteError()</td>
<td></td>
</tr>
<tr>
<td>CMI_Start()</td>
<td></td>
</tr>
<tr>
<td>CMI_Conclude()</td>
<td></td>
</tr>
</tbody>
</table>
Supporting Extended Topology

In addition to conventional four terminal (topoid = 0) MOSFET topology, Star-Hspice can support other topologies. You must assign a unique topoid for different topologies.

BSIM SOI topology has been implemented in CMI and assigned a topoid of 1. If your own model *topovar* is the same as BSIM SOI, you can specify a topoid of 1 and use the Star-Hspice topology structure for stamping information. If your model topology is different from the conventional four-terminal model or the BSIM SOI, then you have to give Star-Hspice the topovar structure and Star-Hspice will assign a unique topoid for your topology.

For example, the following is the topovar structure for the BSIM SOI used in Star-Hspice CMI. The naming convention for the structure fields is the same as in BSIM SOI. For detailed information about fields in the structure, please refer to “BSIM3PD2.0 MOSFET MODEL User’ Manual,” which can be found at http://www-device.eecs.berkeley.edu/~bsim3soi”.

```c
struct TOPO1 {
    double vps;
    double ves;
    double delTemp;  /* T node */
    double selfheat;

    double qsub;
    double qth;
    double cbodcon;

    double gbps;
    double gbpr;
    double gcde;
    double gcse;

    double gjdg;
    double gjdd;
};
```
double gjdb;
double gjdT;
double gjsg;
double gjsd;
double gjsb;
double gjsT;

double cdeb;
double cbeb;
double ceeb;
double cgeo;

/* add 4 for T */
double cgT;
double cdT;
double cbT;
double ceT;

double rth;
double cth;

double gmT;
double gbT;
double gbpT;
double gTtg;
double gTtd;
double gTtb;
double gTtt;

};
Conventions

Bias Polarity Conventions for N- and P-channel Devices

The input biases \( v_{ds} \), \( v_{gs} \), and \( v_{bs} \) in \( CMI_{VAR} \) are defined as:

\[
\begin{align*}
    v_{ds} &= v_d - v_s \\
    v_{gs} &= v_g - v_s \\
    v_{bs} &= v_b - v_s
\end{align*}
\]

Negation of these biases for the P-channel device is required if your model code does not distinguish between n-channel and p-channel bias. In the example routines, the biases are multiplied by the model parameter "type", which is 1 for N-device and -1 for P-device. See for example the MOS3 model code:

\[
\begin{align*}
    \text{if (model->MOS3type < 0) \{ /* P-channel */}
    \quad v_{gs} &= -V_{gs\text{Ext}}; \\
    \quad v_{ds} &= -V_{ds\text{Ext}}; \\
    \quad v_{bs} &= -V_{bs\text{Ext}}; \\
    \text{\}} \\
    \text{else \{ /* N-channel */}
    \quad v_{gs} &= V_{gs\text{Ext}}; \\
    \quad v_{ds} &= V_{ds\text{Ext}}; \\
    \quad v_{bs} &= V_{bs\text{Ext}}; \\
    \text{\}}
\end{align*}
\]

This code should be used in both the CMI_Evaluate() and CMI_DiodeEval() functions.

The convention for outputting current components is shown in Figure 14-3. For channel current, drain-to-source is considered the positive direction. For substrate diodes, bulk-to-source/drain are considered the positive directions. The conventions are the same for both N-channel and P-channel devices.
The conventions for \( v_{on} \) are:

- N-channel, device is on if \( v_{gs} > v_{on} \)
- P-channel, device is on if \( v_{gs} < v_{on} \)

Derivatives (conductances and capacitances) should be provided based on the polarity conventions of the bias and current. The following code demonstrates the required polarity reversal for currents and \( V_{on}, V_{dsat} \) for PMOS devices.

```c
if (model->type < 0)
{
    pslot->ids = -pslot->ids;
    pslot->ibs = -pslot->ibs;
    pslot->ibd = -pslot->ibd;
    pslot->von = -pslot->von;
    pslot->vdsat = -pslot->vdsat;
}
```

### Source-Drain Reversal Conventions

Star-Hspice performs the appropriate computations when the MOSFET is operated in the reverse mode (i.e., when \( V_{ds} < 0 \) for N-channel, \( V_{ds} > 0 \) for P-channel). This includes a variable transformation (\( V_{ds} \to -V_{ds}, V_{gs} \to V_{gd}, V_{bs} \to V_{bd} \)) and interchange of the source and drain terminals. This transformation is transparent to the model developer and simplifies the model coding task.
Thread-Safe Model Code

Star-Hspice uses shared-memory, multithreading algorithms during model evaluation. To ensure thread-safe model code, the following rules must be strictly adhered to:

- Do not use static variables in CMI_Evaluate(), CMIDiodeEval(), CMIDiodeEval(), CMIWriteError(), and CMI_Noise() or in functions called by these routines.
- Never write to a global variable during execution of CMI_Evaluate(), CMIDiodeEval(), CMIWriteError(), and CMI_Noise().
Chapter 15

Performing Cell Characterization

Most ASIC vendors use Star-Hspice to characterize their standard cell libraries and prepare data sheets by using the basic capabilities of the .MEASURE statement. Input sweep parameters and the resulting measure output parameters are stored in the measure output data files \texttt{design.mt0}, \texttt{design.sw0}, and \texttt{design.ac0}. Multiple sweep data is stored in this file, and you can plot it by using AvanWaves. This lends itself to generating fanout plots of delay versus load. The slope and intercept of the loading curves can be used to calibrate VHDL, Verilog, Lsim, TimeMill, and Synopsys models.

This chapter covers:

- **Determining Typical Data Sheet Parameters**
  A series of typical data sheet examples show the flexibility of the MEASURE statement.

- **Cell Characterization Using Data Driven Analysis**
  Automates cell characterization, including timing simulator polynomial delay coefficient calculation. There is no limit on the number of parameters simultaneously varied or the number of analyses to be performed. Convenient ASCII file format for automated parameter input to Star-Hspice.
Determining Typical Data Sheet Parameters

This section describes how to determine typical data sheet parameters.

Rise, Fall, and Delay Calculations

The following example first calculates $v_{max}$, using the MAX function over the time region of interest. Then it calculates $v_{min}$ using the MIN function. Finally, the measured parameters can be used in subsequent calculations for accurate 10% and 90% points in the determination of the rise and fall time. Note that the RISE=1 is relative to the time window formed by the delay $TDval$. Finally, the delay $Tdelay$ is calculated using a fixed value for the measure threshold.

Example

```
.MEAS TRAN vmax MAX V(out) FROM=TDval TO=Tstop
.MEAS TRAN vmin MIN V(out) FROM=TDval TO=Tstop
.MEAS TRAN Trise TRIG V(out) val='vmin+0.1*vmax' TD=TDval
  + RISE=1 TARG V(out) val='0.9*vmax' RISE=1
.MEAS TRAN Tfall TRIG V(out) val='0.9*vmax' TD=TDval
  + FALL=2 TARG V(out) val='vmin+0.1*vmax' FALL=2
.MEAS TRAN Tdelay TRIG V(in) val=2.5 TD=TDval FALL=1
  + TARG V(out) val=2.5 FALL=2
```

Figure 15-1: Rise, Fall, and Delay Time Demonstration
Ripple Calculation

This example performs the following:

- Delimits the wave at the 50% of VCC points
- Finds the midpoint $T_{mid}$
- Defines a bounded region by finding the pedestal voltage ($V_{mid}$) and then finding the first time that the signal crossed this value, $T_{from}$
- Measures the ripple in the defined region using the peak-to-peak (PP) measure function from $T_{from}$ to $T_{mid}$

Example

```
.MEAS TRAN Th1 WHEN V(out)='0.5*vcc' CROSS=1
.MEAS TRAN Th2 WHEN V(out)='0.5*vcc' CROSS=2
.MEAS TRAN Tmid PARAM='(Th1+Th2)/2'
.MEAS TRAN Vmid FIND V(out) AT='Tmid'
.MEAS TRAN Tfrom WHEN V(out)='Vmid' RISE=1
.MEAS TRAN Ripple PP V(out) FROM='Tfrom' TO='Tmid'
```

Figure 15-2: Waveform to Demonstrate Ripple Calculation
Sigma Sweep versus Delay

This file is set up to sweep sigma of the model parameter distribution while looking at the delay, giving the designer the delay derating curve for the model worst cases. This example is based on the demonstration file in $installdir/demo/hspice/cchar/sigma.sp. This technique of building a worst case sigma library is described in “Performing Worst Case Analysis” on page 13-8.

Example

```
.tran 20p 1.0n sweep sigma -3 3 .5
.meas m_delay trig v(2) val=vref fall=1 targ v(4) val=vref + fall=1
.param xlnew =’polycd-sigma*0.06u’ toxnew=’tox-sigma*10’
.model nch nmos LEVEL=28 xl = xlnew tox=toxnew
```

Figure 15-3: Inverter Pair Transfer Curves and Sigma Sweep vs. Delay


**Delay versus Fanout**

This example sweeps the subcircuit multiplier to quickly generate a family of five load curves. You can obtain more accurate results, by buffering the input source with one stage. The following example calculates the mean, variance, sigma, and average deviance for each of the second sweep variables (\textit{m\_delay} and \textit{rms\_power}). This example is based on the demonstration file $\textit{installdir/demo/hspice/cchar/load1.sp}$.

**Input File Example**

```plaintext
tran 100p 2.0n sweep fanout 1 10 2
.param vref=2.5
.meas m_delay trig v(2) val=vref fall=1 + targ v(3) val=vref rise=1
.meas rms_power rms power

x1 in 2 inv
x2 2 3 inv
x3 3 4 inv m=fanout
```

**Output Statistical Results**

```plaintext
meas\_variable = m\_delay
mean = 273.8560p varian = 1.968e-20
sigma = 140.2711p avgdev = 106.5685p

meas\_variable = rms\_power
mean = 5.2544m varian = 8.7044u
sigma = 2.9503m avgdev = 2.2945m
```
Pin Capacitance Measurement

This example shows the effect of dynamic capacitance at the switch point. It sweeps the DC input voltage \((pdcin)\) to the inverter and performs an AC analysis each 0.1 volt. The measure parameter \(incap\) is calculated from the imaginary current through the voltage source at the 10 kilohertz point in the AC curve (not shown). The peak capacitance at the switch point occurs when the voltage at the output side is changing in the opposite direction from the input side of the Miller capacitor, adding the Miller capacitance times the inverter gain to the total effective capacitance.

Example

\[
\begin{align*}
\text{mp} & \quad \text{out} \quad \text{in} \quad 1 \quad 1 \quad \text{mp} \quad w=10u \quad l=3u \\
\text{mn} & \quad \text{out} \quad \text{in} \quad 0 \quad 0 \quad \text{mn} \quad w=5u \quad l=3u \\
\text{vin} & \quad \text{in} \quad 0 \quad \text{DC} \quad pdcin \quad \text{AC} \quad 1 \quad 0 \\
\text{.ac} & \quad \text{lin} \quad 2 \quad 10k \quad 100k \quad \text{sweep} \quad pdcin \quad 0 \quad 5 \quad .1 \\
\text{.measure} & \quad \text{ac} \quad \text{incap} \quad \text{find} \quad \text{par( ‘-1 * ii(vin)/} \\
& \quad \text{+ (hertz*twopi)’ )} \quad \text{AT=10000hertz}
\end{align*}
\]
Op-amp Characterization of ALM124

This example analyzes op-amps with .MEASURE statements to present a very complete data sheet. It references op-amp circuit output node out0 in the four .MEASURE statements using output variable operators for decibels vdb(out0), voltage magnitude vm(out0), and phase vp(out0). The example is taken from the demonstration file demo/apps/alm124.sp.

Input File Example

```
.meASURE ac 'unitfreq' trig at=1 targ vdb(out0) val=0 fall=1
.meASURE ac 'phasemargin' find vp(out0) when vdb(out0)=0
.meASURE ac 'gain(db)' max vdb(out0)
.meASURE ac 'gain(mag)' max vm(out0)
```
Measure Results

\[ \text{unitfreq} = 9.0786E+05 \quad \text{targ} = 9.0786E+05 \quad \text{trig} = 1.0000E+00 \]
\[ \text{phasemargin} = 6.6403E+01 \]
\[ \text{gain(db)} = 9.9663E+01 \quad \text{at} = 1.0000E+00 \quad \text{from} = 1.0000E+00 \quad + \text{to} = 1.0000E+07 \]
\[ \text{gain(mag)} = 9.6192E+04 \quad \text{at} = 1.0000E+00 \quad \text{from} = 1.0000E+00 \quad + \text{to} = 1.0000E+07 \]

**Figure 15-6: Magnitude Plot of Op-Amp Gain**
Cell Characterization Using Data Driven Analysis

This section provides example input files that perform cell characterization of an inverter based on 3-micron MOSFET technology. The program finds the propagation delay and rise and fall times for the inverter for best, worst, and typical cases for different fanouts. This data then can be used as library data for digital-based simulators such as those found in the simulation of gate arrays and standard cells.

The example, taken from the demonstration file $installdir/demo/hspice/apps/cellchar.sp, demonstrates the use of the .MEASURE statement, the .DATA statement, and the AUTOSTOP option in the characterization of a CMOS inverter. Figure 15-7 and Figure 15-8 are identical except that their input signals are complementary. The circuit in Figure 15-7 calculates the rise time and the low-to-high propagation delay time. The circuit in Figure 15-8 calculates the fall time and the high-to-low propagation delay time. When only one circuit is used, CPU time increases because the analysis time increases to calculate both rise and fall times.

**Figure 15-7: Cell Characterization Circuit 1**

![Cell Characterization Circuit 1](image-url)
The subcircuit XOUTL or XOUTH represents the fanout of the cell (inverter). Star-Hspice modifies fanout by specifying different multipliers (m) in the subcircuit calls.

Star-Hspice also provides local and global temperature specifications. This example characterizes the cell at global temperature 27, while devices M1 and M2 are at temperature (27+DTEMP). The .DATA statement specifies the DTEMP value.

The example uses a transient parameterized sweep with the .DATA and .MEASURE statements to determine the timing of the inverter for best, typical and worst cases. The parameters varied include power supply, input rise and fall time, fanout, MOSFET temperature, n-channel and p-channel threshold, and both the drawn width and length of the MOSFET. Use the AUTOSTOP option to speed simulation time and work with the .MEASURE statement. Once the .MEASURE statement determines the parameter to be measured, the AUTOSTOP option terminates the transient sweep, even though it has not completely swept the transient sweep range specified.

The .MEASURE statement uses quoted string parameter variables to measure the rise and fall times, as well as the propagation delays. Rise time starts when the voltage at node 3 (the output of the inverter) is equal to 0.1 \cdot \text{VDD} (that is,
V(3) = 0.1VDD) and ends when the voltage at node 3 is equal to 0.9 \cdot VDD (that is, V(3) = 0.9VDD).

For more accurate results, start the .MEASURE calculation after a time delay, a simulation cycle specifying delay time in the .MEASURE statement, or in the input pulse statement.

The following example features:
- AUTOSTOP and .MEASURE statements
- Mean, variance, sigma, and avgdev calculations
- Circuit and element temperature
- Algebraic equation handling
- PAR() as output variable in the .MEASURE statement
- Subcircuit parameter passing and subcircuit multiplier
- .DATA statement

**Example Input Files**

FILE: CELLCHAR.SP

```plaintext
* .OPTIONS SPICE NOMOD AUTOSTOP
.PARAM TD=10N PW=50N TRR=5N TRF=5N VDD=5 LDEL=0 WDEL=0
+ NVT=0.8 PVT=-0.8 DTEMP=0 FANOUT=1
.GLOBAL VDD
* - global supply name
.TEMP 27

.SUBCKT Definition

.SUBCKT INV IN OUT
M1 OUT IN VDD VDD P L=3U W=15U DTEMP=DTEMP
M2 OUT IN 0 0 N L=3U W=8U DTEMP=DTEMP
CL OUT 0 200E-15 .001
CI IN 0 50E-15 .001
. ENDS

.SUBCKT Calls

XINVH 2 3 INV $-- INPUT START HIGH
```

Performing Cell Characterization

Cell Characterization Using Data Driven Analysis

```
xoutl 3 4 inv m=fanout
xinvl 2030 inv $-- input start low
south 30 40 inv m=fanout
* -- input voltage sources
vdd vdd 0 vdd
vinh 2 0 pulse(vdd,0,td,trr,trf,pw,200ns)
vinl 20 0 pulse(0,vdd,td,trr,trf,pw,200ns)
* -- measure statements for rise, fall, and propagation delays
.meas risetime trig par('v(3) -0.1*vdd') val=0 rise=1
+ targ par('v(3) -0.9*vdd') val=0 rise=1
.meas falltime trig par('v(30)-0.9*vdd') val=0 fall=1
+ targ par('v(30)-0.1*vdd') val=0 fall=1
.meas tplh trig par('v(2) -0.5*vdd') val=0 fall=1
+ targ par('v(3) -0.5*vdd') val=0 rise=1
.meas tphl trig par('v(20)-0.5*vdd') val=0 rise=1
+ targ par('v(30)-0.5*vdd') val=0 fall=1
* -- analysis specification
.tran 1n 500n sweep dat=datnm
* -- data statement specification
.data datnm
vdd trr trf fanout dtemp nvt pvt ldel wdel
5.0 2n 2n 2 0 0.8 -0.8 0 0 $ typical
5.5 1n 1n 1 -80 0.6 -0.6 -0.2u 0.2u $ best
4.5 3n 3n 10 100 1.0 -1.0 +0.2u -0.2u $ worst
5.0 2n 2n 2 0 1.0 -0.6 0 0 $ strong p, weak n
5.0 2n 2n 2 0 0.6 -1.0 0 0 $ weak p, strong n
5.0 2n 2n 4 0 0.8 -0.8 0 0 $ fanout=4
5.0 2n 2n 8 0 0.8 -0.8 0 0 $ fanout=8
.enddata

models

.model n nmos level=2 ldel=ldel wdel=wdel
+ vto=nvt tox =300 nsub=1.34e16 uo=600
+ ld=0.4u wd =0.6u ucrit=4.876e4 uexp=.15
+ vmax=10e4 neff=15 phi=.71 pb=.7
+ rs=10 rd =10 gamma=0.897 lambda=0.004
```

15-12

Performing Cell Characterization

Cell Characterization Using Data Driven Analysis

+ DELTA=2.31 NFS =6.1E11 CAPOP=4
+ CJ=3.77E-4 CJSW=1.9E-10 MJ=.42 MJSW=.128
*

.DEVICE P PMOS LEVEL=2 LDEL=LDEL WDEL=WDEL
+ VTO=PVT TOX=300 NSUB=0.965E15 UO=250
+ LD=0.5U WD=0.65U UCRIT=4.65E4 UEXP=.25
+ VMAX=1E5 NEFF=10 PHI=.574 PB=.7
+ RS=15 RD=15 GAMMA=0.2 LAMBDA=.01
+ DELTA=2.486 NFS=5.2E11 CAPOP=4
+ CJ=1.75E-4 CJSW=2.3E-10 MJ=.42 MJSW=.128
.END

A sample of measure statements is printed:

*** MEASURE STATEMENT RESULTS FROM THE FIRST ITERATION ($TYPICAL)
RISETIME  =  3.3551E-09  TARG=  1.5027E-08  TRIG=  1.1672E-08
FALLTIME  =  2.8802E-09  TARG=  1.4583E-08  TRIG=  1.2156E-08
TPLH      =  1.8537E-09  TARG=  1.2854E-08  TRIG=  1.1000E-08
TPHL      =  1.8137E-09  TARG=  1.2814E-08  TRIG=  1.1000E-08

*** MEASURE STATEMENT RESULTS FROM THE LAST ITERATION ($FANOUT=8)
RISETIME  =  8.7909E-09  TARG=  2.0947E-08  TRIG=  1.2156E-08
FALLTIME  =  7.6526E-09  TARG=  1.9810E-08  TRIG=  1.2157E-08
TPLH      =  3.9922E-09  TARG=  1.4992E-08  TRIG=  1.1000E-08
TPHL      =  3.7995E-09  TARG=  1.4800E-08  TRIG=  1.1000E-08

MEAS_VARIABLE = RISETIME
MEAN =  6.5425E-09  VARIAN =  4.3017E-17
SIGMA =  6.5588E-09  AVGDEV =  4.6096E-09

MEAS_VARIABLE = FALLTIME
MEAN =  5.7100E-09  VARIAN =  3.4152E-17
SIGMA =  5.8440E-09  AVGDEV =  4.0983E-09

MEAS_VARIABLE = TPLH
MEAN =  3.1559E-09  VARIAN =  8.2933E-18
SIGMA =  2.8798E-09  AVGDEV =  1.9913E-09
MEAS_VARIABLE = TPHL
MEAN = 3.0382E-09    VARIAN = 7.3110E-18
SIGMA = 2.7039E-09   AVGDEV = 1.8651E-0

Figure 15-9: Plotting the Simulation Outputs
Figure 15-10: Verifying the Measure Statement Results by the Plots
Chapter 16

Signal Integrity

The performance of an IC design is no longer limited to how many million transistors a vendor fits on a single chip. With tighter packaging space and increasing clock frequencies, packaging and system-level performance issues such as crosstalk and transmission lines are becoming increasingly significant.

At the same time, with the popularity of multichip packages and increased I/O counts, package design itself is becoming more and more like chip design.

This chapter describes how to maintain signal integrity for your design, and covers the following topics:

- Preparing for Simulation
- Optimizing TDR Packaging
- Simulating Circuits with Signetics Drivers
- Simulating Circuits with Xilinx FPGAs
- PCI Modeling Using Star-Hspice
Preparing for Simulation

To simulate a PC board or backplane with Star-Hspice, you must consider models for:

- A driver cell, including the parasitic pin capacitances and package lead inductances
- Transmission lines
- A receiver cell with its parasitic pin capacitances and package lead inductances
- Terminations or other electrical elements on the line

It is important to model the transmission line as closely as possible— that is, to include all electrical elements exactly as they are laid out on the backplane or printed circuit board, to maintain the integrity of the simulation.

With readily available I/O drivers from ASIC vendors and Star-Hspice’s advanced lossy transmission lines, you can simulate the electrical behavior of the board interconnect, bus, or backplane to analyze the transmission line behavior under various conditions.

Simulation is possible because the critical models and simulation technology exist.

- Many manufacturers of high-speed components use Star-Hspice already.
- The complexity can be hidden from the system level.
- The necessary electrical characteristics are preserved with full transistor level library circuits.

Star-Hspice has been enhanced for systems simulation with:

- Systems level behavior, such as local component temperature and independent models, to allow accurate prediction of electrical behavior
- Automatic inclusion of library components via the SEARCH option
- Lossy transmission line models that:
  - Support common mode simulation
  - Include ground plane reactance
Include resistive loss of conductor and ground plane
Allow multiple signal conductors
Require minimum CPU computation time

The following vendor models are currently available in Star-Hspice:
- Signetics FAST Library
- Xilinx 3000/4000 Series FPGA
- Intel’s Peripheral Component Interconnect (PCI) high-speed local bus

**Signal Integrity Problems**

Some signal integrity problems that can cause failures in high-speed designs are listed in Table 16-1.

<table>
<thead>
<tr>
<th>Signal Integrity Problem</th>
<th>Causes</th>
<th>Solution</th>
</tr>
</thead>
<tbody>
<tr>
<td>Noise: delta I (current)</td>
<td>Multiple simultaneously switching drivers; high-speed devices create larger delta I</td>
<td>Adjust or evaluate location, size, and value of decoupling capacitors.</td>
</tr>
<tr>
<td>Noise: coupled (crosstalk)</td>
<td>Closely spaced parallel traces</td>
<td>Establish parallel line length design rules.</td>
</tr>
<tr>
<td>Noise: reflective</td>
<td>Impedance mismatch</td>
<td>Reduce the number of connectors and select proper impedance connectors.</td>
</tr>
<tr>
<td>Delay: path length</td>
<td>Poor placement and routing; too many or too few layers; chip pitch</td>
<td>Choose MCM or other high-density packaging technology.</td>
</tr>
<tr>
<td>Propagation speed</td>
<td>Dielectric medium</td>
<td>Choose dielectric with lowest dielectric constant.</td>
</tr>
<tr>
<td>Delay: rise time degradation</td>
<td>Resistive loss and impedance mismatch</td>
<td>Adjust width, thickness and length of line.</td>
</tr>
</tbody>
</table>
Analog Side of Digital Logic

Circuit simulation of a digital system only becomes necessary when the analog characteristics of the digital signals become electrically important. Is the digital circuit a new design, or simply a fast version of the old design? Many new digital products are really faster versions of existing designs. The transition from a 100 MHz to a 150 MHz Pentium PC may not require extensive logic simulations. However, the integrity of the digital quality of the signals may require very careful circuit analysis.

The source of a signal integrity problem is the digital output driver. A high-speed digital output driver can only drive a few inches before the noise and delay due to the wiring become a problem. To speed up circuit simulation and modeling, you can create analog behavioral models that mimic the full analog characteristics at a fraction of the traditional evaluation time. The simulation of the output buffer in Figure 16-1 demonstrates the analog behavior of a digital gate simulated in the Star-Hspice circuit simulator.
The roadblocks to successful high-speed digital designs are noise and signal delays. Digital noise can come from several sources. The fundamental digital noise sources are:

- Line termination noise
- Ground bounce noise
- Coupled line noise

Line termination noise is the additional voltage that is reflected from the load back to the driver because of impedance mismatch. Digital output buffers are not designed to have accurately controlled output impedance and most buffers have different rising and falling edge impedances.
Ground bounce noise is generated where leadframes or other circuit wires cannot be formed into transmission lines. The resulting inductance creates an induced voltage in the ground circuit, the supply circuit, and the output driver circuit. The ground bounce noise lowers the noise margins for the rest of the system. Coupled line noise is the noise induced from lines that are physically adjacent. This noise is generally most severe for data lines that are next to clock lines.

Circuit delays become critical as timing requirements become tighter. The key circuit delays are:

- Gate delays
- Line turnaround delays for tristate buffers
- Line length delays (clock skew)

Logic analysis only addresses gate delays. You can compute the variation in the gate delay from circuit simulation only if you understand the best case and worst case manufacturing conditions. The line turnaround delays add to the gate delays because extra margin must be added so that multiple tristate buffer drivers do not simultaneously turn on. The line length delay affects the clock skew most directly in most systems. As system cycle times approach the speed of electromagnetic signal propagation for the printed circuit board, consideration of the line length becomes critical. The system noises and line delays interact with the electrical characteristics of the gates and may require circuit level simulation.

Analog details find digital systems problems. Exceeding the noise quota may not cause a system to fail. Only when a digital input is being accepted does the maximum noise become a problem. If a digital systems engineer can decouple the system, much higher noise can be accepted.

Common decoupling methods are:

- Multiple ground and power planes on the PCB, MCM, PGA
- Separating signal traces with ground traces
- Decoupling capacitors
- Series resistors on output buffer drivers
- Twisted pair line driving
In present systems designs, you must select the best packaging methods at the printed circuit board level, the multi-chip module level, and the pin grid array level. Extra ground and power planes are often necessary to lower the supply inductance and provide decoupling. Decoupling capacitors must have very low internal inductance in order to be effective for high speed designs. Newer designs frequently use series resistance in the output drivers to lower circuit ringing. Finally, in critical high speed driver applications, twisted differential pair transmission lines are used.

The systems engineer must determine how to partition the logic. The propagation speed of signals on a printed circuit board is about 6 in/ns. As digital designs become faster, the wiring interconnect becomes a factor in deciding how to partition the logic. The critical wiring systems are:

- IC level wiring
- Package wiring for SIPs, DIPs, PGAs, MCMs
- Printed circuit board wiring
- Backplane and connector wiring
- Long lines – power, coax, twisted pair

Systems designers who use ASIC or custom integrated circuits as part of their system logic partitioning strategy find that they must make decisions about integrated circuit level wiring. The more familiar decisions involve the selection of packages and the arrangement of packages on a printed circuit board. Large systems generally have a central backplane that becomes the primary challenge at the system partition level.

Use the following equation to estimate wire length when transmission line effects become noticeable:

$$\text{critical length} = \frac{(\text{rise time}) \times \text{velocity}}{8}$$

For example, if rise time is 1 ns and board velocity is 6 in/ns, distortion becomes noticeable at a wire length of 3/4 in. The Star-Hspice circuit simulator automatically generates models for each type of wire to define full loss transmission line effects.
ECL logic design engineers typically partitioned the system by calculating the noise quota for each line. Now, most high-speed digital logic must be designed with respect to the noise quota so that the engineer knows how much noise and delay can be accepted before the timing and logic levels fail.

To solve the noise quota problem, you must calculate the noise associated with the wiring. Large integrated circuits can be separated into two parts: the internal logic and the external input and output amplifiers.

**Figure 16-2: Analog Drivers and Wires**

Using mixed digital and analog tools such as Avant!'s Star-Hspice and Viewlogic’s Viewsim A/D, you can merge a complete system together with full analog quality timing constraints and full digital representation. You can simultaneously evaluate noise quota calculation subject to system timing.
Optimizing TDR Packaging

Packaging plays an important role in determining the overall speed, cost, and reliability of a system. With today’s small feature sizes and high levels of integration, a significant portion of the total delay comes from the time required for a signal to travel between chips.

Multilayer ceramic technology has proven to be well suited for high-speed GaAs IC packages.

The multichip module minimizes the chip-to-chip spacing and reduces the inductive and capacitive discontinuity between the chips mounted on the substrate with a more direct path (die-bump-interconnect-bump-die), thus eliminating wirebonding. In addition, narrower and shorter wires on the ceramic substrate have much less capacitance and inductance than the PC board interconnections.

Time domain reflectometry (TDR) is the closest measurement to actual digital component function. It provides a transient display of the impedance versus time for pulse behavior.

With a digitized TDR file, you can automatically select design components using the Star-Hspice optimizer. You can extract critical points from digitized TDR files using the Star-Hspice .MEASURE statement, and use the results as electrical specifications for optimization. This process eliminates recurring design cycles to find component values to curve-fit the TDR files.

**Figure 16-3: Optimization Process**

![Optimization Process Diagram](image-url)
The following is a method used for realistic high-speed testing of packaging.

Test fixtures were designed that closely emulate a high-speed system environment. A Star-Hspice model was constructed for measurements using ideal transmission lines and discrete components.

The circuit tested contained the following components:
- Signal generator
- Coax connecting the signal generator to ETF (engineering test fixture) board
- ETF board
- Package pins
- Package body

The package tests performed traditional time domain measurements using a digital sampling oscilloscope. Tests were designed to observe the reflected and
transmitted signals derived from the built-in high-speed pulse generator and translated output signals into digitized time domain reflectometer files (voltage vs. time).

A fully developed SPICE model was used to simulate the package-plus-test fixture. The simulated and measured reflected/transmitted signals were compared.

The input netlist file for this experiment is shown on the following pages. Output plots are shown in Figures 16-6 through 16-9.

You can further investigate this experiment using Star-Hspice’s advanced lossy transmission lines to include attenuation and dispersion.

**TDR Optimization Procedure**

**Measure Critical Points in the TDR Files**

Vin 1 0 PWL(TIME,VOLT)
.DATA D_TDR
    TIME    VOLT
    0       0.5003mV
    0.1n    0.6900mV
    ...
    2.0n    6.4758mV
.ENDDATA
.TRAN DATA=D_TDR
.MEAS ..... 
.END

**Set Up an Input Optimization File**

$ SPICE MODEL FOR PACKAGE-PLUS-TEST FIXTURE
$ AUTHOR: DAVID H. SMITH & RAJ M. SAVARA
.OPTION POST RELV=1E-4 RELVAR=1E-2

$ DEFINE PARAMETERS
.PARAM LV=-0.05 HV=0.01 TD=1P TR=25P TF=50P TPW=10N TPER=15N

$ PARAMETERS TO BE OPTIMIZED
.PARAM CSMA=OPT1(500f,90f,900f,5f)
+        XTD=OPT1(150p,100p,200p)
Optimizing TDR Packaging

LPIN=OPT1(0.65n,0.10n,0.90n,0.2n)
LPK=OPT1(1.5n,0.75n,3.0n,0.2n)
LPKCL=0.33n
LPKV=0.25n

### Signal Generator

<table>
<thead>
<tr>
<th>Signal Generator</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN S1 GND PULSE LV HV TD TR TF TPW TPER</td>
<td></td>
</tr>
<tr>
<td>RIN S1 S2 50</td>
<td></td>
</tr>
<tr>
<td>CIN1 S2 GND 250f</td>
<td></td>
</tr>
<tr>
<td>TCOAX S2 GND SIG_OUT GND ZO=50 TD=50p</td>
<td></td>
</tr>
</tbody>
</table>

### ETF Board

<table>
<thead>
<tr>
<th>ETF Board</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSNAL SIG_OUT GND CSMA</td>
<td></td>
</tr>
<tr>
<td>TEFT2 SIG_OUT GND E3 GND ZO=50 TD=XTD</td>
<td></td>
</tr>
<tr>
<td>RLOSS1 E3 E4 10</td>
<td></td>
</tr>
<tr>
<td>CRPAD1 E4 GND 200f</td>
<td></td>
</tr>
<tr>
<td>TLIN2 E4 GND ETF_OUT GND ZO=50 TD=35p</td>
<td></td>
</tr>
<tr>
<td>CPAD2 ETF_OUT GND 300f</td>
<td></td>
</tr>
<tr>
<td>TLIN1 E5 GND E6 GND ZO=50 TD=35p</td>
<td></td>
</tr>
<tr>
<td>CPAD1 E5 GND 300f</td>
<td></td>
</tr>
<tr>
<td>CRPAD2 E6 GND 200f</td>
<td></td>
</tr>
<tr>
<td>RLOSS1 E6 E7 10</td>
<td></td>
</tr>
<tr>
<td>TEFT1 E7 GND E8 GND ZO=50 TD=XTD</td>
<td></td>
</tr>
<tr>
<td>CSMA2 E8 GND CSMA</td>
<td></td>
</tr>
<tr>
<td>TCOAX2 E8 GND VREF1 GND ZO=50 TD=50p</td>
<td></td>
</tr>
<tr>
<td>RIN1 VREF1 GND 50</td>
<td></td>
</tr>
</tbody>
</table>

### Package Body

<table>
<thead>
<tr>
<th>Package Body</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>LPIN1 ETF_OUT P1 LPIN</td>
<td></td>
</tr>
<tr>
<td>LPK1 GND P5 LPK</td>
<td></td>
</tr>
<tr>
<td>LPKGCL P5 NVOUT2 LPKCL</td>
<td></td>
</tr>
<tr>
<td>CPKG1 P1 P5 250f</td>
<td></td>
</tr>
<tr>
<td>LPKV1 P1 P2 LPKV</td>
<td></td>
</tr>
<tr>
<td>TPKG P2 NVOUT2 VOUT NVOUT2 ZO=65 TD=65p</td>
<td></td>
</tr>
<tr>
<td>CBPL VOUT NVOUT 1f</td>
<td></td>
</tr>
<tr>
<td>ROUT1 VOUT NVOUT 50meg</td>
<td></td>
</tr>
<tr>
<td>LPIN2 E5 P3 LPIN</td>
<td></td>
</tr>
<tr>
<td>CPKG2 P3 NVOUT2 250f</td>
<td></td>
</tr>
<tr>
<td>LPKV2 P3 P4 LPKV</td>
<td></td>
</tr>
<tr>
<td>TPKG2 P4 NVOUT2 VOUT2 NVOUT2 ZO=65 TD=65p</td>
<td></td>
</tr>
</tbody>
</table>
CBPD1 VOUT2 NVOUT2 1f
ROUT2 VOUT2 NVOUT2 50meg

$ BEFORE OPTIMIZATION
.TRAN .004NS 2NS

$ OPTIMIZATION SETUP
.MODEL OPTMOD OPT ITROPT=30
.TRAN .05NS 2NS SWEEP OPTIMIZE=OPT1
+          RESULTS=MAXV,MINV,MAX_2,COMP1,PT1,PT2,PT3
+          MODEL=OPTMOD

$ MEASURE CRITICAL POINTS IN THE REFLECTED SIGNAL
$ GOALS ARE SELECTED FROM MEASURED TDR FILES
.MEAS TRAN COMP1 MIN V(S2) FROM=100p TO=500p GOAL=-27.753
.MEAS TRAN PT1 FIND V(S2) AT=750p GOAL=-3.9345E-3 WEIGHT=5
.MEAS TRAN PT2 FIND V(S2) AT=775p GOAL=2.1743E-3 WEIGHT=5
.MEAS TRAN PT3 FIND V(S2) AT=800p GOAL=5.0630E-3 WEIGHT=5

$ MEASURE CRITICAL POINTS IN THE TRANSMITTED SIGNAL
$ GOALS ARE SELECTED FROM MEASURED TDR FILES
.MEAS TRAN MAXV FIND V(VREF1) AT=5.88E-10 GOAL=6.3171E-7 WEIGHT=7
.MEAS TRAN MINV FIND V(VREF1) AT=7.60E-10 GOAL=-9.9181E-3
.MEAS TRAN MAX_2 FIND V(VREF1) AT=9.68E-10 GOAL=4.9994E-3

$ COMPARE SIMULATED RESULTS WITH MEASURED TDR VALUES
.TRAN .004NS 2NS
.PRINT C_REF=V(S2) C_TRAN=V(VREF1)

.END
Figure 16-6: Reflected Signals Before Optimization
Figure 16-7: Reflected Signals After Optimization
Figure 16-8: Transmitted Signals Before Optimization
Figure 16-9: Transmitted Signals after Optimization
Simulating Circuits with Signetics Drivers

The Signetics I/O buffer library is distributed with Star-Hspice in the `$installdir/parts/signet` directory. These are high-performance parts used in backplane design. The transmission line model used describes two conductors.

**Figure 16-10: Planar Transmission Line DLEV=2: Microstrip Sea of Dielectric**

In the following application, a pair of drivers are driving about 2.5 inches of adjacent lines to a pair of receivers that drive about four inches of line.
**Example**

This is an example of connecting I/O chips with transmission lines.

```plaintext
.OPTIONS SEARCH='$installdir/parts/signet'
.OPTIONS POST=2 TNOM=27 NOMOD LIST METHOD=GEAR
.TEMP 27

$ DEFINE PARAMETER VALUES
.PARAM LV=0 HV=3 TD1=10n TR1=3n TF1=3n TPW=20n TPER=100n
+ TD2=20n TR2=2n TF2=2n LNGTH=101.6m

$ POWER SUPPLY
VCC VCC 0 DC 5.5

$ INPUT SOURCES
VIN1 STIM1 0 PULSE LV HV TD1 TR1 TF1 TPW TPER
VIN2 STIM2 0 PULSE LV HV TD2 TR2 TF2 TPW TPER

$ FIRST STAGE: DRIVER WITH TLINE
X1ST_TOP STIM1 OUTPIN1 VCC GND IO_CHIP PIN_IN=2.6n PIN_OUT=4.6n
X1ST_DN STIM2 OUTPIN2 VCC GND IO_CHIP PIN_IN=2.9n PIN_OUT=5.6n
U_1ST OUTPIN1 OUTPIN2 GND TLOUT1 TLOUT2 GND USTRIP L=LNGTH

$ SECOND STAGE: RECEIVER WITH TLINE
X2ST_TOP TLOUT1 OUTPIN3 VCC GND IO_CHIP PIN_IN=4.0n PIN_OUT=2.5n
X2ST_DN TLOUT2 OUTPIN4 VCC GND IO_CHIP PIN_IN=3.6n PIN_OUT=5.1n
U_2ST OUTPIN3 OUTPIN4 GND TLOUT3 TLOUT4 GND USTRIP L=LNGTH
```

---

**Figure 16-11: I/O Drivers/Receivers with Package Lead Inductance, Parallel 4" Lossy Microstrip Connectors**

[Diagram of I/O drivers/receivers with package lead inductance and parallel 4" lossy microstrip connectors.]
$ TERMINATING RESISTORS
R1 TLOUT3 GND 75
R2 TLOUT4 GND 75
$ IO CHIP MODEL - SIGNETICS
.SUBCKT IO_CHIP IN OUT VCC XGND PIN_VCC=7n PIN_GND=1.8n
X1 IN1 INVOUT VCC1 XGND1 ACTINPUT
X2 INVOUT OUT1 VCC1 XGND1 AC109EQ

Package Inductance
LIN_PIN IN IN1 PIN_IN
LOUT_PIN OUT1 OUT PIN_OUT
LVCC VCC VCC1 PIN_VCC
LGND XGND1 XGND PIN_GND
.ENDS

$ TLINE MODEL - 2 SIGNAL CONDUCTORS WITH GND
$ PLANE

.MODEL USTRIP U LEVEL=3 ELEV=1 PLEV=1
+ TH1=1.3mil HT1=10mil TS=32mil KD1=4.5 DLEV=0 WD1=8mil
+ XW=-2mil KD2=4.5 NL=2 SP12=5mil
$ ANALYSIS / PRINTS
.TRAN .INS 100NS
.GRAPH IN1=V(STIM1) IN2=V(STIM2) VOUT1=V(TLOUT1) VOUT2=V(TLOUT2)
.GRAPH VOUT3=V(TLOUT3) VOUT4=V(TLOUT4)
.END
Figure 16-12: Connecting I/O Chips with Transmission Lines
Simulating Circuits with Xilinx FPGAs

Avant!, in conjunction with Xilinx, maintains a library of Star-Hspice transistor level subcircuits for the 3000 and 4000 series Field Programmable Gate Arrays (FPGAs). These subcircuits model the input and output buffer.

The following simulations use the Xilinx input/output buffer (xil_iob.inc) to simulate the ground bounce effects for the 1.08\(\mu\)m process at room temperature and nominal model conditions. The IOB and IOB4 are parameterized Star-Hspice subcircuits that allow you to specify:

- Local temperature
- Fast/slow/typical speed selections
- Technology 1.2\(\mu\)/1.08\(\mu\)

These choices allow the system designer to perform a variety of simulations to measure:

- Ground bounce as a function of package, temperature, part speed and technology
- Coupled noise, both on-chip and chip-to-chip
- Full transmission line effects at the package and printed circuit board levels
- Peak current and instantaneous power consumption for power supply bussing considerations and chip capacitor placement

Syntax for IOB (xil_iob) and IOB4 (xil_iob4)

* EXAMPLE OF CALL FOR 1.2U PART:
  * X1 I O PAD TS FAST PPUB TTL VDD GND XIL_IOB
  *+ XIL_SIG=0 XIL_DTEMP=0 XIL_SHRINK=0
* EXAMPLE OF CALL FOR 1.08U PART:
  * X1 I O PAD TS FAST PPUB TTL VDD GND XIL_IOB
  *+ XIL_SIG=0 XIL_DTEMP=0 XIL_SHRINK=1
<table>
<thead>
<tr>
<th>Nodes</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>I (IOB only)</td>
<td>output of the TTL/CMOS receiver</td>
</tr>
<tr>
<td>O (IOB only)</td>
<td>input pad driver stage</td>
</tr>
<tr>
<td>I1 (IOB4 only)</td>
<td>input data 1</td>
</tr>
<tr>
<td>I2 (IOB4 only)</td>
<td>input data 2</td>
</tr>
<tr>
<td>DRIV_IN (IOB4 only)</td>
<td></td>
</tr>
<tr>
<td>PAD</td>
<td>bonding pad connection</td>
</tr>
<tr>
<td>TS</td>
<td>three-state control input (5 V disables)</td>
</tr>
<tr>
<td>FAST</td>
<td>slew rate control (5 V fast)</td>
</tr>
<tr>
<td>PPU (IOB only)</td>
<td>pad pull-up enable (0 V enables)</td>
</tr>
<tr>
<td>PUP (IOB4 only)</td>
<td>pad pull-up enable (0 V enables)</td>
</tr>
<tr>
<td>PDOWN (IOB4 only)</td>
<td>pad pull-up enable (5 V enables)</td>
</tr>
<tr>
<td>TTL (IOB only)</td>
<td>CMOS/TTL input threshold select (5 V selects TTL)</td>
</tr>
<tr>
<td>VDD</td>
<td>5 volt supply</td>
</tr>
<tr>
<td>GND</td>
<td>ground</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>XIL_SIG</td>
<td>model distribution: (default 0)</td>
</tr>
<tr>
<td></td>
<td>-3=&gt; slow</td>
</tr>
<tr>
<td></td>
<td>0=&gt; typical</td>
</tr>
<tr>
<td></td>
<td>+3=&gt; fast</td>
</tr>
</tbody>
</table>
All grounds and supplies are common to the external nodes for ground and VDD. Star-Hspice allows you to redefine grounds for the addition of package models.

**Ground Bounce Simulation**

The ground bounce simulation presented duplicates Xilinx internal measurements methods; 8 to 32 outputs are simultaneously toggled. Each output is loaded with a 56-pF capacitance. The simulation uses an 84-pin package mode and an output buffer held at chip ground to measure the internal ground bounce.

![Ground Bounce Simulation](image)

**Figure 16-13: Ground Bounce Simulation**

| **XIL_DTEMP** | Buffer temperature difference from ambient  
| | The default = 0 degrees if ambient is 25 degrees and the buffer is 10 degrees hotter than XIL_DTEMP=10. |
| **XIL_SHRINK** | Old or new part; (default is new)  
| | 0=>old  
| | 1=>new |
The simulation model is adjusted for the oscilloscope recordings for the two-bond wire ground.

**Star-Hspice Input File for Ground Bounce**

qabounce.sp test of xilinx  i/o buffers

* The following is the netlist for the above schematic(fig. 10-13)
.op
.option post list
.tran 1ns 50ns sweep gates 8 32 4
.measure bounce max v(out1x)
*.tran .1ns 7ns
.param gates=8
.print v(out1x) v(out8x) i(vdd) power
$.param xil_dtemp=-65 $ -40 degrees c  (65 degrees from +25 degrees)

vdd  vdd gnd 5.25
vgnd return gnd 0
upower1 vdd return ioblvdd ioblgnd pcb_power L=600mil
* local power supply capacitors
xc1a ioblvdd ioblgnd cap_mod cval=.1u
xc1b ioblvdd ioblgnd cap_mod cval=.1u
xc1c ioblvdd ioblgnd cap_mod cval=1u
xgnd_b ioblvdd ioblgnd out8x out1x xil_gnd_test
xcout8x out8x ioblgnd cap_mod m=gates
xcout1x out1x ioblgnd cap_mod m=1

.model pcb_power u LEVEL=3 elev=1 plev=1 nl=1 llev=1
+ th=1.3mil ht=10mil kd=4.5  dlev=1 wd=500mil xw=-2mil

.macro cap_mod nod1 node2  cval=56p
Lr1 nod1 nodelx L=2nh R=0.05
cap nodelx node2x c=cval
Lr2 node2x node2 L=2nh R=0.05
.eom
.macro xil_gnd_test  vdd gnd outx outref
+ gates=8
* example of 8 iobuffers simultaneously switching
* through approx. 4nh lead inductance
* 1 iob is active low for ground bounce measurements

vout drive chipgnd pwl 0ns 5v, 10ns 5v, 10.5ns 0v,
+ 20ns 0v, 20.5ns 5v, 40ns 5v R
x8  I8 drive PAD8x TS FAST PPUB TTL chipvdd chipgnd xil_iob
+ xil_sig=0 xil_dtemp=0 xil_shrink=1 M=gates
Simulating Circuits with Xilinx FPGAs

**Control Settings**

- `rts    ts    chipgnd 1`
- `rfast  fast  chipvdd 1`
- `rppub  ppub  chipgnd 1`
- `rttl   ttl   chipvdd 1`
- `* pad model plcc84 rough estimates`
- `lvdd  vdd   chipvdd L=3.0nh r=.02`
- `lgnd  gnd   chipgnd L=3.0nh r=.02`
- `lout8x outx pad8x L='5n/gates' r='0.05/gates'`
- `lout1x outref pad1x L=5nh r=0.05`
- `c_vdd_gnd chipvdd chipgnd 100n`

.eom
.end

**Figure 16-14: Results of Ground Bounce Simulation**

![Figure 16-14: Results of Ground Bounce Simulation](image-url)
Coupled Line Noise

This example uses coupled noise to separate IOB parts. The output of one part drives the input of the other part through 0.6 inch of PCB. The example also monitors an adjacent quiet line.

Figure 16-15: Coupled Noise Simulation

Coupled Noise

Star-Hspice Input File for

qa8.sp test of xilinx 0.8u  i/o buffers

* The following is the netlist for the above schematic (fig 10-15)
.op
.option nomod post=2
*.tran .1ns 5ns sweep xil_sig -3 3 3
.tran .1ns 15ns
.print v(out1x) v(out3x) i(vdd) v(irec)
.vdd  vdd gnd 5
.vgnd return gnd 0
Simulating Circuits with Xilinx FPGAs

Signal Integrity

upower1 vdd return ioblvdd ioblgnd pcb_power L=600mil
upower2 vdd return iob2vdd iob2gnd pcb_power L=600mil

x4io ioblvdd ioblgnd out3x out1x outrec irec xil_iob4
cout3x out3x ioblgnd 9pf

u1x out1x outrec iob1gnd i_o_in i_o_out iob2gnd pcb_top L=2000mil
xrec iob2vdd iob2gnd i_o_in i_o_out xil_rec
.ic i_o_out 0v
.model pcb_top u LEVEL=3 elev=1 plev=1 nl=2 llev=1
+ th=1.3mil ht=10mil sp=5mil kd=4.5 dlev=1 wd=8mil xw=-2mil
.model pcb_power u LEVEL=3 elev=1 plev=1 nl=1 llev=1
+ th=1.3mil ht=10mil kd=4.5 dlev=1 wd=500mil xw=-2mil

.mac xil_rec vdd gnd tri1 tri2
* example of 2 ibuffers in tristate

xtri1 Irec O pad_tri1 TSrec FAST PPUB TTL chipvdd chipgnd xil_iob
+ xil_sig=0 xil_dtemp=0 xil_shrink=1 m=1
xtri2 Irec O pad_tri2 TSrec FAST PPUB TTL chipvdd chipgnd xil_iob
+ xil_sig=0 xil_dtemp=0 xil_shrink=1 m=1

Control Setting

rin_output 0 chipgnd 1
rtsrec tsrec chipvdd 1
rfast fast chipvdd 1
rppub ppub chipgnd 1
r ttl ttl chipvdd 1
* pad model plcc84 rough estimates
lvdd vdd chipvdd L=1nh r=.01
lgnd gnd chipgnd L=1nh r=.01
ltril tri1 pad_tril L=3nh r=0.01
ltri2 tri2 pad_tri2 L=3nh r=.01
c_vdd_gnd chipvdd chipgnd 100n
.eom

.mac xil_iob4 vdd gnd out3x out1x outrec Irec
* example of 4 ibuffers simultaneously switching through approx.
* 3nh lead inductance
* 1 iob is a receiver (tristated)

vout 0 chipgnd pwl 0ns 0v, 1ns 0v, 1.25ns 4v, 7ns 4v, 7.25ns 0v, 12ns
0v R
x3 I3 0 PAD3x TS FAST PPUB TTL chipvdd chipgnd xil_iob
+ xil_sig=0 xil_dtemp=0 xil_shrink=1 m=3
xl I1 O PAD1x TS FAST PPUB TTL chipvdd chipgnd xil_iob
  + xil_sig=0 xil_dtemp=0 xil_shrink=1 m=1
xrec Irec O PADrec TSrec FAST PPUB TTL chipvdd chipgnd xil_iob
  + xil_sig=0 xil_dtemp=0 xil_shrink=1 m=1
* control settings
rts ts chipgnd 1
rtsrec tsrec chipvdd 1
rfast fast chipvdd 1
rppub ppub chipgnd 1
rttl ttl chipvdd 1
* pad model plcc84 rough estimates
lvdd vdd chipvdd L=1nh r=0.01
lgnd gnd chipgnd L=1nh r=0.01
lout3x out3x pad3x L=1nh r=0.0033
lout1x out1x pad1x L=4nh r=0.01
loutrec outrec padrec L=4nh r=0.01
c_vdd_gnd chipvdd chipgnd 100n
.eom
.end
Figure 16-16: Results of Coupled Noise Simulation

IOB Buffer Module

* XILINX IOB INPUT/OUTPUT CIRCUIT
* NAME: XIL_IOB.INC
* PURPOSE: XILINX INPUT/OUTPUT BLOCK MODEL
* EXAMPLE OF CALL FOR 1.2U PART:
  * X1 I O PAD TS FAST PPUB TTL VDD GND XIL_IOB
  * XIL_SIG=0 XIL_DTEMP=0 XIL_SHRINK=0
* EXAMPLE OF CALL FOR 1.08U PART:
  * X1 I O PAD TS FAST PPUB TTL VDD GND XIL_IOB
  * XIL_SIG=0 XIL_DTEMP=0 XIL_SHRINK=1
* NAME: XIL_IOB.INC
* PURPOSE: XILINX INPUT/OUTPUT BLOCK MODEL
* PINS:
* I  OUTPUT OF THE TTL/CMOS INPUT RECEIVER.
* O  INPUT TO THE PAD DRIVER STAGE.
* PAD BONDING PAD CONNECTION.
* TS THREE-STATE CONTROL INPUT. HIGH LEVEL
  * DISABLES PAD DRIVER.
* FAST SLEW RATE CONTROL. HIGH LEVEL SELECTS
  * FAST SLEW RATE.
* PPUB PAD PULL-L-UP ENABLE. ACTIVE LOW.
* TTL CMOS/TTL INPUT THRESHOLD SELECT. HIGH
  * SELECTS TTL.
* VDD  POSITIVE SUPPLY CONNECTION FOR INTERNAL
  * CIRCUITRY.
* GND  CIRCUIT GROUND

Description
* THIS SUBCIRCUIT MODELS THE INTERFACE BETWEEN XILINX
  * 3000 SERIES PARTS AND THE BONDING PAD. IT IS NOT
  * USEFUL FOR PREDICTING DELAY TIMES FROM THE OUTSIDE
  * WORLD TO INTERNAL LOGIC IN THE XILINX CHIP. RATHER,
  * IT CAN BE USED TO PREDICT THE SHAPE OF WAVEFORMS
  * GENERATED AT THE BONDING PAD AS WELL AS THE RESPONSE
  * OF THE INPUT RECEIVERS TO APPLIED WAVEFORMS.

* THIS MODEL IS INTENDED FOR USE BY SYSTEM DESIGNERS
  * WHO ARE CONCERNED ABOUT TRANSMISSION EFFECTS IN
  * CIRCUIT BOARDS CONTAINING XILINX 3000 SERIES PARTS.

* THE PIN CAPACITANCE AND BONDING WIRE INDUCTANCE,
  * RESISTANCE ARE NOT CONTAINED IN THIS MODEL. THESE
  * ARE A FUNCTION OF THE CHOSEN PACKAGE AND MUST BE
  * INCLUDED EXPLICITLY IN A CIRCUIT BUILT WITH THIS
  * SUBCIRCUIT.

* NON-IDEALITIES SUCH AS GROUND BOUNCE ARE ALSO A
  * FUNCTION OF THE SPECIFIC CONFIGURATION OF THE
  * XILINX PART, SUCH AS THE NUMBER OF DRIVERS WHICH
  * SHARE POWER PINS SWITCHING SIMULTANEOUSLY. ANY
  * SIMULATION TO EXAMINE THESE EFFECTS MUST ADDRESS
THE CONFIGURATION-SPECIFIC ASPECTS OF THE DESIGN.

.SUBCKT XIL_IOB I O PAD_IO TS FAST PPUB TTL VDD GND
+ XIL_SIG=0 XIL_DTEMP=0 XIL_SHRINK=1
.proto FREELIB

.ENDS XIL_IOB
Peripheral Component Interconnect (PCI) is an interconnect specification for standard personal computer architectures. PCI enables low-cost, high-performance standard I/O functions (Figure 16-17). PCI provides a component-level standard, contrasted to EISA/ISA board-level standards. Both standards coexist with higher performance functions integrated into the system on PCI, while EISA/ISA bring end users the flexibility of adding lower bandwidth functions.
Figure 16-17: PCI System Block Diagram

- Processor-Cache-Memory Subsystem
- PCI Bridge
- Peripheral Component Interconnect
- Standard Expansion Bus (optional)
- I/O Boards
  - I/O
  - I/O
  - I/O
- I/O Components
  - SCSI
  - LAN
  - I/O
- Expansion Bus Chip Set
  - Graphics
  - Frame Buffer
- Audio/Video Options
  - DRAM
  - Audio
  - Motion Video

I/O Components:
- I/O
- I/O
- I/O

Standard Expansion Bus:
- Optional

PCI Modeling Using Star-Hspice

Signal Integrity

Importance of Star-Hspice Simulation to PCI Design

PCI's targeted frequency allows it to achieve higher performance. At its target speed, a significant part of the cycle time is spent in the actual propagation of the signals through the system. Use an analog simulation of the interconnect to understand this phenomenon. Star-Hspice is ideally suited to resolving PCI design issues because of the following capabilities:

- Geometric representation of printed circuit traces as lossy transmission lines, to provide excellent correlation between simulation and actual hardware
- Analog behavioral modeling elements, to simplify output buffer models and decrease simulation time
- Monte Carlo analysis, to perform exhaustive random simulations
- An Automatic Measure command, to quickly determine delays allowing thousands of simulations to be analyzed quickly and efficiently

All of these advanced features are used extensively throughout the models and processes described here.

PCI Speedway Star-Hspice Model

Intel's PCI Speedway is a recommended method for interconnecting PCI devices, as shown in Figure 16-18. The Speedway is not the only way to interconnect PCI devices, but it has proven to be a robust solution.
Figure 16-18 shows ten PCI devices connected together through a narrow band of traces referred to as the “Speedway.” Each device’s PCI signals connect to the Speedway through a short trace on an orthogonal layer known as a “stub”. If the stubs are short enough, they do not cause any unwanted interruptions to a signal traveling on the Speedway except to slow it down.

The PCI Speedway implementation places components on both sides of the Speedway, spaced every two inches, causing a signal traveling on the Speedway to see a new load every inch (on average). This stub-to-stub element is referred to as a “line”. Consequently, the Speedway trace is actually a collection of “lines”. Both lines and stubs are fully expressed in the Star-Hspice model named and described below.

The Speedway is a behavioral representation of integrated outputs and inputs to speed the simulations and achieve a greater amount of investigation. These elements simulate 25 times faster than silicon models and allow the invention of an optimal PCI buffer characteristic and specification. These buffers are currently provided for use in encrypted form.
Available Files

The PCI files provided under Star-Hspice are listed in Table 16-2. These are the same files that were derived at Intel Corporation. You can find these files under the \meta\<release>\parts\pci directory in the PC version of Star-Hspice, or the $installdir/parts/pci directory in other version of Star-Hspice. They are available on all common computers and operating systems.

Table 16-2: PCI-HSPICE Files

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Circuit files</td>
<td></td>
</tr>
<tr>
<td>pci_wc.sp</td>
<td>worst-case PCI Speedway circuit file, ten devices</td>
</tr>
<tr>
<td>pci_mont.sp</td>
<td>example Monte Carlo file</td>
</tr>
<tr>
<td>pci_lab.sp</td>
<td>file prepared for the lab outlined by this document</td>
</tr>
<tr>
<td>Subcircuit “include” files</td>
<td></td>
</tr>
<tr>
<td>pci_in_w.inc</td>
<td>worst-case PCI input load, called by .sp file</td>
</tr>
<tr>
<td>pci_ii_win.inc</td>
<td>worst-case PCI output driver, called by .sp file</td>
</tr>
<tr>
<td>pci_ii_t.inc</td>
<td>typical PCI output driver</td>
</tr>
<tr>
<td>pci_ii_b.inc</td>
<td>best-case PCI output driver</td>
</tr>
<tr>
<td>trace.inc</td>
<td>printed circuit trace subcircuit, called by .sp file</td>
</tr>
</tbody>
</table>

The .inc files are all called by the .sp files during simulation. Consequently, they need to be in the current directory or in a directory referenced by the hspice.ini file search statements.
Reference PCI Speedway Model, PCI_WC.SP

The worst-case PCI Speedway reference file, pci_wc.sp, can be used directly, or customized to match other PCI implementations. The file serves as a template for experimentation to investigate other configurations. The file also serves as a quick guide to learning the advanced features of Star-Hspice, and seeing them in action.

The reference PCI Speedway file is well documented, to make it simple to use and customize. Hardcopy of this file is listed in “PCI Simulation Example Files” on page 16-46. The file is broken into six major sections, as listed below:

- Parameters
- Star-Hspice Control and Analysis Statements
- .MEASURE Statement
- PCI Driver Selection
- PCI Speedway Subsections
- File .ALTER Statement

This is the same order that sections appear in the file. The following sections provide a short explanation of each file section, along with actual examples from the file.

Parameters

The PCI model makes extensive use of “parameter” (.PARAM) statements to allow you to describe the environment in a few specific places rather than throughout the file. An example of a parameter is the system voltage. Once the parameter is defined in the Parameter section of the file, you can use it in numerous places throughout the file without further editing. This greatly simplifies the creation of new files, with little or no understanding of the actual circuit section.

Three subsections define the system, line, and stub parameters. The system parameters are listed here:

```plaintext
.param vccdc=5.00V $ system voltage
.param per=60ns $ period of pulse generator
.param v0=0V vp=5V $ amplitude of pulse generator
```
.param trp=2.5ns $ rise time of pulse generator
.param tfp='trp' $ fall time of pulse generator
.param tw='(per/2)-trp' $ pulse width of pulse generator
.param td=2ns $ delay time of pulse generator
.param cvia=0.5pF $ via capacitance where stub hits speedway
.param Cin=8.0pF $ input capacitance of buffer
.param Ci_pkg=2.0pF $ package capacitance on input of buffer
.param Li_pkg=8nH $ input bond wire inductance of buffer
.param Ri_pkg=0.03 $ input pin/bond-wire resistance

As the comments show, you can set various system parameters such as the DC voltage and the frequency/waveshape of the applied pulse generator. This waveform is applied to the input of the output buffer under test. You can also set the amount of a capacitance applied to a via (the connection of a trace from one layer to the next) using the appropriate parameter.

The last four parameters are passed to the input load model and allow you to see the effects of various packages and loads on Speedway performance. The reference file has ten input loads on the Speedway at the end of the “stub” traces.

The next set of parameters describe the printed circuit board fabrication of the “line” elements. As previously described, the “line” traces make up the Speedway length and connect the “stubs” together. Star-Hspice uses these dimensions to develop a lossy transmission line model of the printed circuit traces. This model accurately characterizes the intrinsic impedance and propagation velocity of the trace, as fabricated.

The line parameters are:

.param line=1.0 $ line length, in inches
.param linewd=6 $ line width, in mils
.param lineht=16 $ line height from ground plane, in mils
.param lineth=2.0 $ line thickness, in mils
.param linelyr=0 $ line layer, 1=outer 0=inner
The values shown here represent a 6 mil trace on an inner layer, 16 mils from the ground plane. Assuming the components are spaced every two inches on both sides of the speedway, the line length would be one inch as shown. If the components were more spread out, you could set the length using the parameter “line”. The stub parameters are similar to the line parameters, and are listed as follows:

```plaintext
.param stub=1.5 $ length of stub, in inches
.param stubwd=6 $ stub width, in mils
.param stubht=20 $ stub height from ground plane, in mils
.param stubth=1.8 $ stub thickness, in mils
.param stublyr=1 $ stub layer, 1=outer 0=inner
```

Here, the stubs are set on an outer layer, with a length of 1.5 inches (the recommended maximum).

### Star-Hspice Control and Analysis Statements

The following statements cause Star-Hspice to perform a transient analysis, ending the simulation at 60 ns:

- `.TRAN 0.1ns 60ns`
- `.PROBE load1=V(load1)`
- `.PROBE load2=V(load2)`

The `.PROBE` statements store the transient voltage observed during simulation at the load specified and are similar to placing an oscilloscope probe at that point on a physical board. The waveforms at all ten loads are saved, in addition to the 50 pF reference.
.MEASURE Statement

During simulation, Star-Hspice automatically measures $T_{\text{prop}}$ (as defined by the PCI specification), using the .MEASURE statement. The reference file contains .MEASURE commands for rising edge and falling edge measurements. The simulation measures and saves the time delay in a file with a .mt0 extension. Note that if you run a falling edge simulation, the rising edge measurements are invalid. Similarly, if you run a rising edge simulation, the falling edge measurements are invalid. This is important to remember when referring to the .mt0 file after a simulation.

Examples of the .MEASURE statements from the file are listed here.

```
*************************************************************
*             Rising edge T_prop measurements                *
*****************************************************************
.MEAS tran tr1_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1
  + TARG V(load1) val=2.0v rise=last
.MEAS tran tr2_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1
  + TARG V(load2) val=2.0v rise=last...
.MEAS tran tr10_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1
  + TARG V(load10) val=2.0v rise=last
*****************************************************************
```

```
Falling edge T_prop measurements
*************************************************************
.MEAS tran tf1_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1
  + TARG V(load1) val=0.8v fall=last...
.MEAS tran tf10_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1
  + TARG V(load10) val=0.8v fall=last
```

The file provides .MEASURE statements to measure $T_{\text{prop}}$ from the ref_50pf waveform to each of ten loads. Since each load is measured, you can quickly determine the worst-case $T_{\text{prop}}$ for a given configuration by finding the largest value.

The .MEASURE statements work by triggering on the ref_50pf signal as it crosses 1.5 volts and ending the measurement when the target waveform crosses the specified voltage for the last time. For rising edge measurements, this value is 2.0 volts. For falling edge measurements, the value is 0.8 volts.
PCI Driver Selection

Use the Speedway file to quickly test numerous buffers by acquiring or creating a subcircuit file of the desired buffer and inserting the name into the file. Then you can drive the Speedway from any load position.

The following file shows that the driver chosen is a worst-case Class II buffer. Note that the file uses two buffers; one drives the Speedway from load1, and the other drives a simple 50 pf reference load.

*********************************************************************
*                    PCI Driver Selection                           *
*                                                                   *
*   To drive the Speedway from another load position, change the    *
*   next line. For example the statement:                          *
*   Vdrvout load2 drvout $ driver position and current             *
*   would drive the Speedway from position number two. The driver   *
*   model should be formed into a subcircuit, called from the lines *
*                                                                   *
*   Xdriver sqwave drvout VCC GND xxxx $ place driver here         *
*   Xref_drv sqwave ref_50pf VCC GND xxxx $ place driver here too*  *
*   where "xxxx" represents the driver subcircuit name. The nodes   *
*   must be placed in the order: input output vcc gnd.              *
*                                                                   *
*                                                                   *
*   change                                                           *
*   position                                                         *
*   here                                                             *
*********************************************************************

Vdrvout load1 drvout $ driver pos'n and current
Xdriver sqwave drvout VCC GND PCI_II_W $ place driver here
Xref_drv sqwave ref_50pf VCC GND PCI_II_W $ place driver here too
* in out vcc gnd name $ driver format
Xref_clamp ref_50pf VCC 0 PCI_IN_W $ need input structure
Cref_cap ref_50pf 0 '50e-12-(Cin+Ci_pkg)' $ total cap. = 50pf
Vpulse sqwave 0 PULSE v0 vp td trp tfp tw per
Vs=supply VCC 0 DC VCCDC
PCI Speedway Subsections

To understand the reference driver and the Speedway subsections, refer to Figure 16-19.

Figure 16-19: PCI Speedway Circuit Schematic

This figure shows the overall topology of the Speedway, and how the individual elements are interconnected.

Aside from the driver section, the Speedway is made up of repetitive subsections, represented in the file as listed below (for the Load 2 and 3 subsections):

*********************************************************************
***               Speedway Sub-section Load 2                         *
*********************************************************************
Xline1_2    stub1    stub2    TRACE     LENGTH=line
+      W=LINEWD H=LINEHT T=LINETH DLEVOUT=LINELYR CORRECT=1
Xstub2      stub2    load2    TRACE     LENGTH=STUB
+      W=STUBWD H=STUBHT T=STUBTH DLEVOUT=STUBLYR CORRECT=1
Xload2      load2    VCC      0         PCI_IN_W
Cvia2       stub2    0        CVIA

As shown in the figure and the listing, each subsection consists of a “line” from the previous subsection (for example, Xline2_3 joins subsections two and three together), a “stub” to the load, a load model at the end of the stub, and a trace via where the stub meets the line. Each element is defined by parameters at the top of the file, but you could adjust it by replacing the parameter name with a value instead. This flexibility is particularly useful since the stubs and lines do not normally have the same length.

You can simulate PCI implementations with fewer than ten loads by either deleting subsections or commenting them out with an asterisk (*) at the beginning of the line.

**File .ALTER Statement**

When the .ALTER statement is invoked, Star-Hspice automatically alters a file and resimulates. The reference file uses this feature at the end to force a rising edge simulation. For the worst-case rising edge simulation, reset the system voltage to its minimum tolerance. In addition, invert the applied input pulse as shown in the following code excerpt.

```
*********************************************************************
*                Alter for Class_II (rising edge)                   *
*********************************************************************
.alter
.param vccdc=4.75V        $ set system voltage here
.param v0=5V vp=0V        $ amplitude of pulse generator
*********************************************************************
*                Alter for Best-Case Class_II Driver (falling edge)   *
*********************************************************************
```

Additional .ALTER statements can change the driver type, as shown here to test the falling edge of a best-case PCI driver.
PCI Simulation Process

The following outline and examples of simulations help you to understand PCI Star-Hspice simulation. These acquaint you with the simulation process and demonstrate how to adapt the file to simulate other topologies or variations.

The simulation process is outlined as follows:

Figure 16-20: PCI Simulation Process

```
alter
.param vccdc=5.25V                           $ set system voltage here
.param v0=0V vp=5V                            $ amplitude of pulse gen.
Xdriver sqwave drvout VCC GND PCI_II_B       $ place driver here
Xref_drv sqwave ref_50pf VCC GND PCI_II_B    $ place driver here too
*****************************************************************************
```

PCI Simulation Process

The following list provides ideas for simulation options. Use any combination of the changes listed here, or try your own. Values to change are underlined.

1. To drive the Speedway from another location (other than position #1), change:
   Vdrvout load drvout $ driver pos'n and current
to:
Vdrvout load4 drvout $ driver pos'n and current

2. To convert the topology from a “Speedway” to a “Subway” (traces run under the components), change:
   .param stub=1.5 $ length of stub, in inches
   .param line=1.0 $ line length, in inches
to:
   .param stub=0.25 $ length of stub, in inches
   .param line=2.0 $ line length, in inches

3. To change the primary printed circuit fabrication parameters on the Speedway traces, change:
   .param linewd=6 $ line width, in mils
   .param lineht=16 $ line height from ground plane, in mils
to:
   .param linewd=10 $ line width, in mils
   .param lineht=8 $ line height from ground plane, in mils

4. To make one of the stubs abnormally long (example would make the stub to device #7 8”), change:
Xstub7 stub7 load7 TRACE LENGTH=STUB
to:
Xstub7 stub7 load7 TRACE LENGTH=8

PCI Simulation Example Files

Hardcopy of PCI_WC.SP Simulation File
PCI Speedway, 10-load Reference Model, Worst-Case (file=PCI_WC.SP)
******************************************************************************
**  COPYRIGHT 1992 Intel Corporation                                      **
**  Version: 1.7                                                          **
******************************************************************************
* This is a base model of the PCI Speedway environment developed    *
* under HSPICE. Most pertinent environment attributes have been     *
* reduced to HSPICE "parameters." For example, system voltage can    *
* be set simply by typing the desired voltage on the line:            *
The file is structured with the following sections (in order):

1. Parameters
2. HSPICE Control/Analysis Statements
3. Measure Commands
4. PCI Driver Selection
5. PCI Speedway Subsections
6. File Alter Commands

******************************************************************************
Interconnect Topology Explanation

The PCI Speedway interconnects 10 integrated circuit components through a network of "stubs" and "lines" as shown:

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |

where,

stub = |
line = __________

Each IC load "stubs" onto the Speedway, which is really just a collection of "lines". "Line" length represents the physical part-to-part spacing. "Stub" length is the distance from the component lead to appropriate trace on the speedway. On a printed circuit board, "lines" will typically be routed on horizontal layers, and "stub" on vertical layers. As such, the geometric parameters for both "stubs" and "lines" (width, distance to the ground plane, ...) are adjustable below.

******************************************************************************
File Control Parameters

******************************************************************************
.param vccd=4.75V $ set system voltage here
.param per=60ns $ period of pulse generator
.param v0=5V vp=0V $ amplitude of pulse generator
.param trp=2.5ns $ rise time of pulse generator
.param tfp='trp' $ fall time of pulse generator
.param tw=('per/2')-trp $ pulse width of pulse generator
.param tdly=2ns $ delay time of pulse generator
.param cvia=0.5pF $ via capacitance where stub hits speedway
.param Cin=8.0pF $ input capacitance of buffer
.param Cl_pkg=2.0pF $ package capacitance on input of buffer
.param Li_pkg=8nH $ input bond wire inductance of buffer
.param Ri_pkg=0.03 $ input pin/bond-wire resistance

******************************************************************************
* Cin +Ci_pkg should equal 10 pF max (PCI Spec C_i/o).

**********************************************************************
*                Line Trace Parameters                            *
**********************************************************************
.param line=1.0           $ line length, in inches
.param linewd=6           $ line width, in mils
.param lineht=16          $ line height from ground plane, in mils
.param lineth=2.0         $ line thickness, in mils
.param linelyr=0          $ line layer, 1-outer 0-inner

**********************************************************************
*                Stub Trace Parameters                            *
**********************************************************************
.param stub=1.5           $ length of stub, in inches
.param stubwd=6           $ stub width, in mils
.param stubht=20          $ stub height from ground plane, in mils
.param stubth=1.8         $ stub thickness, in mils
.param stublyr=1          $ stub layer, 1-outer 0-inner

**********************************************************************
*                Output Control Statements                        *
**********************************************************************
.TRAN 0.1ns 60ns
.OPTIONS ACCT RELTOL=.001 POST=1 PROBE
.PROBE ref_50pf=V(ref_50pf)
.PROBE load1=V(load1)
.PROBE load2=V(load2)
.PROBE load3=V(load3)
.PROBE load4=V(load4)
.PROBE load5=V(load5)
.PROBE load6=V(load6)
.PROBE load7=V(load7)
.PROBE load8=V(load8)
.PROBE load9=V(load9)
.PROBE load10=V(load10)

**********************************************************************
* The following lines can be used to measure the output current of *
* the driver and the impedance seen by the driver. Note that the   *
* impedance of rising and falling edges are calculated differently. *
* (Remove comment "**" if you want to use this feature.)           *
* .PROBE drvcur=I(vdrvout)                                          *
* .PROBE tdr_rise=par('abs(V(drvout)/I(vdrvout))')                  *
* .PROBE tdr_fall=par('abs((V(vcc)-V(drvout))/I(vdrvout))')          *
**********************************************************************
*                Rising edge T_prop measurements                    *
**********************************************************************
.MEAS tran tr1_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load1) val=2.0v rise=last
.MEAS tran tr2_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load2) val=2.0v rise=last
.MEAS tran tr3_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load3) val=2.0v rise=last
Signal Integrity

PCI Modeling Using Star-Hspice

.MEAS tran tr4_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load4) val=2.0v rise=last
.MEAS tran tr5_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load5) val=2.0v rise=last
.MEAS tran tr6_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load6) val=2.0v rise=last
.MEAS tran tr7_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load7) val=2.0v rise=last
.MEAS tran tr8_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load8) val=2.0v rise=last
.MEAS tran tr9_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load9) val=2.0v rise=last
.MEAS tran tr10_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load10) val=2.0v rise=last
**********************************************************************
*                Falling edge T_prop measurements                  *
**********************************************************************
.MEAS tran tf1_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load1) val=0.8v fall=last
.MEAS tran tf2_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load2) val=0.8v fall=last
.MEAS tran tf3_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load3) val=0.8v fall=last
.MEAS tran tf4_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load4) val=0.8v fall=last
.MEAS tran tf5_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load5) val=0.8v fall=last
.MEAS tran tf6_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load6) val=0.8v fall=last
.MEAS tran tf7_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load7) val=0.8v fall=last
.MEAS tran tf8_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load8) val=0.8v fall=last
.MEAS tran tf9_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load9) val=0.8v fall=last
.MEAS tran tf10_val TRIG V(ref_50pf) val=1.5v td='per/2' cross=1 + TARG V(load10) val=0.8v fall=last
**********************************************************************
*                    PCI Driver Selection                         *
*                                                                *
*   To drive the Speedway from another load position, change the  *
*   next line. For example the statement:                         *
*                                                                *
*        Vdrvout load2 drvout $ driver position and current      *
*                                                                *
*   would drive the Speedway from position number two. The driver *
*   model should be formed into a subcircuit, called from the lines *
*                                                                *
*        Xdriver sqwave drvout VCC GND xxxx $ place driver here   *
*        Xref_drv sqwave ref_50pf VCC GND xxxx $ place driver here too *
* where "xxxx" represents the driver subcircuit name. The nodes must be placed in the order: input output vcc gnd. *
* change position here
**********************************************************************
Vdrvout load1 drvout $ driver pos'n and current
Xdriver sqwave drvout VCC GND PCI_II_W $ place driver here
Xref_drv sqwave ref_50pf VCC GND PCI_II_W $ place driver here too
Xref_clamp ref_50pf VCC 0 PCI_IN_W $ need input structure
Cref_cap ref_50pf 0 '50e-12-(Cin+Ci_pkg)' $ total cap. = 50pf
Vpulse sqwave 0 PULSE v0 tdly trp tfp tw per
Vsupply VCC 0 DC VCCDC
**********************************************************************
* Rpullup load10 VCC 1.5K $ use if appropriate
**********************************************************************
* Speedway Sub-section Load 1 *
**********************************************************************
Xstub1 stub1 load1 TRACE LENGTH=STUB
+ W=STUBWD H=STUBHT T=STUBTH DLEVOUT=STUBLYR CORRECT=1
Xload1 load1 VCC 0 PCI_IN_W
Cvia1 stub1 0 CVIA
**********************************************************************
* Speedway Sub-section Load 2 *
**********************************************************************
Xline1_2 stub1 stub2 TRACE LENGTH=line
+ W=LINEWD H=LINEHT T=LINETH DLEVOUT=LINELYR CORRECT=1
Xstub2 stub2 load2 TRACE LENGTH=STUB
+ W=STUBWD H=STUBHT T=STUBTH DLEVOUT=STUBLYR CORRECT=1
Xload2 load2 VCC 0 PCI_IN_W
Cvia2 stub2 0 CVIA
**********************************************************************
* Speedway Sub-section Load 3 *
**********************************************************************
Xline2_3 stub2 stub3 TRACE LENGTH=LINE
+ W=LINEWD H=LINEHT T=LINETH DLEVOUT=LINELYR CORRECT=1
Xstub3 stub3 load3 TRACE LENGTH=STUB
+ W=STUBWD H=STUBHT T=STUBTH DLEVOUT=STUBLYR CORRECT=1
Xload3 load3 VCC 0 PCI_IN_W
Cvia3 stub3 0 CVIA
**********************************************************************
* Speedway Sub-section Load 4 *
**********************************************************************
Xline3_4 stub3 stub4 TRACE LENGTH=LINE
+ W=LINEWD H=LINEHT T=LINETH DLEVOUT=LINELYR CORRECT=1
Xstub4 stub4 load4 TRACE LENGTH=STUB
Signal Integrity

PCI Modeling Using Star-Hspice

+ W=STUBWD H=STUBHT T=STUBTH DLEVOUT=STUBLYR CORRECT=1
Xload4  load4  VCC  0  PCI_IN_W
Cvia4  stub4  0  CVIA

**********************************************************************
*               Speedway Sub-section Load 5                           *
**********************************************************************
Xline4_5  stub4  stub5  TRACE  LENGTH=LINE
+ W=LINEDWD H=LINETH T=LINETH DLEVOUT=LINELYR CORRECT=1
Xstub5  stub5  load5  TRACE  LENGTH=STUB
+ W=STUBWD H=STUBHT T=STUBTH DLEVOUT=STUBLYR CORRECT=1
Xload5  load5  VCC  0  PCI_IN_W
Cvia5  stub5  0  CVIA

**********************************************************************
*               Speedway Sub-section Load 6                           *
**********************************************************************
Xline5_6  stub5  stub6  TRACE  LENGTH=LINE
+ W=LINENWD H=LINENHT T=LINETH DLEVOUT=LINELYR CORRECT=1
Xstub6  stub6  load6  TRACE  LENGTH=STUB
+ W=STUBWD H=STUBHT T=STUBTH DLEVOUT=STUBLYR CORRECT=1
Xload6  load6  VCC  0  PCI_IN_W
Cvia6  stub6  0  CVIA

**********************************************************************
*               Speedway Sub-section Load 7                           *
**********************************************************************
Xline6_7  stub6  stub7  TRACE  LENGTH=LINE
+ W=LINENWD H=LINENHT T=LINETH DLEVOUT=LINELYR CORRECT=1
Xstub7  stub7  load7  TRACE  LENGTH=STUB
+ W=STUBWD H=STUBHT T=STUBTH DLEVOUT=STUBLYR CORRECT=1
Xload7  load7  VCC  0  PCI_IN_W
Cvia7  stub7  0  CVIA

**********************************************************************
*               Speedway Sub-section Load 8                           *
**********************************************************************
Xline7_8  stub7  stub8  TRACE  LENGTH=LINE
+ W=LINENWD H=LINENHT T=LINETH DLEVOUT=LINELYR CORRECT=1
Xstub8  stub8  load8  TRACE  LENGTH=STUB
+ W=STUBWD H=STUBHT T=STUBTH DLEVOUT=STUBLYR CORRECT=1
Xload8  load8  VCC  0  PCI_IN_W
Cvia8  stub8  0  CVIA

**********************************************************************
*               Speedway Sub-section Load 9                           *
**********************************************************************
Xline8_9  stub8  stub9  TRACE  LENGTH=LINE
+ W=LINENWD H=LINENHT T=LINETH DLEVOUT=LINELYR CORRECT=1
Xstub9  stub9  load9  TRACE  LENGTH=STUB
+ W=STUBWD H=STUBHT T=STUBTH DLEVOUT=STUBLYR CORRECT=1
Xload9  load9  VCC  0  PCI_IN_W
Cvia9  stub9  0  CVIA

**********************************************************************
*               Speedway Sub-section Load 10                          *
**********************************************************************
Xline9_10 stub9 stub10 TRACE LENGTH=line
+      W=LINEWD H=LINEHT T=LINELYR DLEVOUT=LINELYR CORRECT=1
Xstub10 stub10 load10 TRACE LENGTH=STUB
+      W=STUBWD H=STUBHT T=STUBHT DLEVOUT=STUBLYR CORRECT=1
Xload10 load10 VCC 0 PCI_IN_W
Cvia10 stub10 0 CVIA

**********************************************************************

*                Alter for Class_II (falling edge)                 *
**********************************************************************

.alter
.param vccdc=5.25V $ set system voltage here
.param v0=0V vp=5V  $ amplitude of pulse generator
******************************************************************************

* Alter for Best-Case Class_II (rising edge) *
******************************************************************************

*.alter
*.param vccdc=4.75V $ set system voltage here
*.param v0=5V vp=0V  $ amplitude of pulse generator
*driver   sqwave   drvout   VCC     GND
  PCI_II_B $ place driver here
*Xref_drv   sqwave   ref_50pf   VCC     GND
  PCI_II_B $ place driver here too
******************************************************************************

* Alter for Best-Case Class_II (falling edge) *
******************************************************************************

*.alter
*.param vccdc=5.25V $ set system voltage here
*.param v0=0V vp=5V  $ amplitude of pulse generator
*driver   sqwave   drvout   VCC     GND
  PCI_II_B $ place driver here
*Xref_drv   sqwave   ref_50pf   VCC     GND
  PCI_II_B $ place driver here too
******************************************************************************

.END
Chapter 17
Performing Behavioral Modeling

Behavioral modeling refers to the substitution of more abstract, less computationally intensive circuit models for lower level descriptions of analog functions. These simpler models emulate the transfer characteristics of the circuit elements that they replace, but with increased efficiency, leading to substantial reduction in the actual simulation time per circuit. This reduction in elapsed time per simulation, when considering the whole of the design and simulation cycle, can lead to a tremendous increase in design efficiency, as well as possible reduction in the time necessary to take a design from a concept to a marketable product.

This chapter describes how to create behavioral models in the following topics:

- Understanding the Behavioral Design Process
- Using Behavioral Elements
- Using Voltage and Current Controlled Elements
- Dependent Voltage Sources — E Elements
- Dependent Current Sources — G Elements
- Dependent Voltage Sources – H Elements
- Current Dependent Current Sources — F Elements
- Modeling with Digital Behavioral Components
- Calibrating Digital Behavioral Components
- Using Analog Behavioral Elements
- Using Op-Amps, Comparators, and Oscillators
- Using a Phase Locked Loop Design
Understanding the Behavioral Design Process

Star-Hspice provides specific modeling elements that promote the use of behavioral and mixed signal techniques. These models include controllable sources that may be configured to emulate op-amps, single- or multi-input logic gates, or any system with a continuous algebraic transfer function. These functions may be in algebraic form or in the form of coordinate pairs. Digital stimulus files are useful features that allow you to enter a number of logic waveforms into the simulation deck without resorting to the awkward procedure of entering digital waveforms using piecewise linear sources. You can define clock rise times, fall times, periods, and voltage levels.

The typical design cycle of a circuit or system using Star-Hspice behavioral models is described below.

- Perform full simulation of a subcircuit with pertinent inputs, characterizing its transfer functions.
- Determine which of the Star-Hspice elements, singularly or in combination, accurately describe the transfer function.
- Reconfigure the subcircuit appropriately.
- After the behavioral model is verified, substitute the model into the larger system in place of the lower level subcircuit.
Using Behavioral Elements

Behavioral elements offer a higher level of abstraction and a faster processing time over the lower level description of an analog function. For system-level designers, function libraries of subcircuits containing these elements are used to describe parts such as op-amps, vendor specific output buffer drivers, TTL drivers, logic-to-analog and analog-to-logic simulator converters. For the integrated circuit designer, these elements offer a fast representation that is particularly useful in filter and signal processing design.

Behavioral elements are based on using an arbitrary algebraic equation as a transfer function to a voltage (E) or current (G) source. This function can include nodal voltages, element currents, time, or user defined parameters. A good example of this is a VCO where “control” is the input voltage node and “osc” is the oscillator output:

```
Evco osc 0 VOL='voff+gain*SIN(6.28*freq*(1+V(control))*TIME)'
```

Subcircuits provide a way to encapsulate a function. If you split the function definition from the use, you create a hierarchy. If you pass parameters into the subcircuit, you create a parameterized cell. If you create a full transistor cell library and a behavioral representation library, you can deal with mixed signal functions within Star-Hspice. You can calibrate the behavioral elements from a full transistor circuit using the built-in OPTIMIZE function.
Controlled Sources

Controlled sources model both analog and digital circuits at the behavioral level, allowing for fast mixed-signal simulation times and providing a means to model system level operations. Controlled sources model gate switching action for the behavioral modeling of digital circuits. For analog behavioral modeling, the controlled sources can be programmed as mathematical functions that are either linear or nonlinear, dependent on other nodal voltages and branch currents.

Digital Stimulus Files

Complex transition files are difficult to process using the piecewise linear sources. You can use the U Element A2D and D2A conversion functions to simplify processing of transition files. The A2D function converts analog output to digital data, and the D2A function converts digital input data to analog. You can export output to logic or VHDL simulators as well.
**Behavioral Examples**

The examples of analog and digital elements in this chapter give some insight into how the behavioral elements operate.

**Op-Amp Subcircuit Generators**

Operational amplifiers are automatically designed using the subcircuit generator to meet given electrical specifications, such as PSRR, CMRR, and Vos. The generator produces component values for each of the elements in the design. The subcircuits produced by combining these values offer faster simulation times than conventional circuit level implementations.

**Libraries**

Use the Discrete Device Library of standard industry IC components to model board level designs that contain transistors, diodes, opamps, comparators, converters, IC pins, printed circuit board traces and coaxial cables. You can model drivers and receivers to analyze transmission line effects and power and signal line noise.
Using Voltage and Current Controlled Elements

In Star-Hspice there are four voltage and current controlled elements, known as G, E, H and F Elements. You can use these controlled elements to model the following:

- MOS and bipolar transistors
- Tunnel diodes
- SCRs

and analog functions such as

- Operational amplifiers
- Summers
- Comparators
- Voltage controlled oscillators
- Modulators
- Switched capacitor circuits

The controlled elements can be either linear or nonlinear functions of controlling node voltages or branch currents, depending on whether you used the polynomial or piecewise linear functions.

The functions of the G, E, F, and H controlled elements are different. The G Element can be a voltage or current controlled current source, a voltage controlled resistor, a piecewise linear voltage controlled capacitor, an ideal delay element, or a piecewise linear multi-input AND, NAND, OR, or NOR gate.

The E Elements can be a voltage or current controlled voltage source, an ideal op-amp, an ideal transformer, an ideal delay element, or a piecewise linear voltage controlled multi-input AND, NAND, OR, or NOR gate.

The H Element can be a current controlled voltage source, an ideal delay element, or a piecewise linear current controlled multi-input AND, NAND, OR, or NOR gate.
The F Element can be a current controlled current source, an ideal delay element, or a piecewise linear current controlled multi-input AND, NAND, OR, or NOR gate.

Polynomial and piecewise linear functions are discussed below. Element statements for linear or nonlinear functions are described in the following sections.

**Polynomial Functions**

The controlled element statement allows the definition of the controlled output variable (current, resistance, or voltage) as a polynomial function of one or more voltages or branch currents. There are three polynomial equations that can be selected through the POLY(ndim) parameter in the E, F, G, or H Element statement.

- **POLY(1)** one-dimensional equation
- **POLY(2)** two-dimensional equation
- **POLY(3)** three-dimensional equation

The POLY(1) polynomial equation specifies a polynomial equation as a function of one controlling variable, POLY(2) as a function of two controlling variables, and POLY(3) as a function of three controlling variables.

Along with each polynomial equation are polynomial coefficient parameters (P0, P1 \ldots Pn) that can be set to explicitly define the equation.

**One-Dimensional Function**

If the function is one-dimensional, that is, a function of one branch current or node voltage, the function value FV is determined by the following expression:

\[
FV = P0 + (P1 \cdot FA) + (P2 \cdot FA^2) + (P3 \cdot FA^3) + (P4 \cdot FA^4) + (P5 \cdot FA^5) + \ldots
\]

- **FV** the controlled voltage or current from the controlled source
- **P0, \ldots, Pn** coefficients of polynomial equation
- **FA** the controlling branch current or nodal voltage
Note: If the polynomial is one-dimensional and exactly one coefficient is specified, Star-Hspice assumes it to be P1 (P0 = 0.0), in order to facilitate the input of linear controlled sources.

The following controlled source statement is an example of a one-dimensional function:

\[ E1 \, 5 \, 0 \, \text{POLY}(1) \, 3 \, 2 \, 1 \, 2.5 \]

The above voltage controlled voltage source is connected to nodes 5 and 0. The single dimension polynomial function parameter, POLY(1), informs Star-Hspice that E1 is a function of the difference of one nodal voltage pair, in this case, the voltage difference between nodes 3 and 2, hence \( FA = V(3,2) \). The dependent source statement then specifies that \( P0 = 1 \) and \( P1 = 2.5 \). From the one-dimensional polynomial equation above, the defining equation for E1 is:

\[ E1 = 1 + 2.5 \cdot V(3,2) \]

Two-Dimensional Function

Where the function is two-dimensional, that is, a function of two node voltages or two branch currents, FV is determined by the following expression:

\[ FV = P0 + (P1 \cdot FA) + (P2 \cdot FB) + (P3 \cdot FA^2) + (P4 \cdot FA \cdot FB) + (P5 \cdot FB^2) \]
\[ + (P6 \cdot FA^3) + (P7 \cdot FA^2 \cdot FB) + (P8 \cdot FA \cdot FB^2) + (P9 \cdot FB^3) + \ldots \]

For a two-dimensional polynomial, the controlled source is a function of two nodal voltages or currents. To specify a two-dimensional polynomial, set POLY(2) in the controlled source statement.

For example, generate a voltage controlled source that gives the controlled voltage, E1, as:

\[ E1 = 3 \cdot V(3,2) + 4 \cdot V(7,6)^2 \]

To implement this function, use the following controlled source element statement:

\[ E1 \, 1 \, 0 \, \text{POLY}(2) \, 3 \, 2 \, 7 \, 6 \, 0 \, 3 \, 0 \, 0 \, 0 \, 4 \]
This specifies a controlled voltage source connected between nodes 1 and 0 that is controlled by two differential voltages: the voltage difference between nodes 3 and 2 and the voltage difference between nodes 7 and 6, that is, \( FA = V(3,2) \) and \( FB = V(7,6) \). The polynomial coefficients are \( P0 = 0 \), \( P1 = 3 \), \( P2 = 0 \), \( P3 = 0 \), \( P4 = 0 \), and \( P5 = 4 \).

**Three-Dimensional Function**

For a three-dimensional polynomial function with arguments \( FA \), \( FB \), and \( FC \), the function value \( FV \) is determined by the following expression:

\[
FV = P0 + (P1 \cdot FA) + (P2 \cdot FB) + (P3 \cdot FC) + (P4 \cdot FA^2) \\
+ (P5 \cdot FA \cdot FB) + (P6 \cdot FA \cdot FC) + (P7 \cdot FB^2) + (P8 \cdot FB \cdot FC) \\
+ (P9 \cdot FC^2) + (P10 \cdot FA^3) + (P11 \cdot FA^2 \cdot FB) + (P12 \cdot FA^2 \cdot FC) \\
+ (P13 \cdot FA \cdot FB^2) + (P14 \cdot FA \cdot FB \cdot FC) + (P15 \cdot FA \cdot FC^2) \\
+ (P16 \cdot FB^3) + (P17 \cdot FB^2 \cdot FC) + (P18 \cdot FB \cdot FC^2) \\
+ (P19 \cdot FC^3) + (P20 \cdot FA^4) + \ldots
\]

For example, generate a voltage controlled source that gives the voltage as:

\[
E1 = 3 \cdot V(3,2) + 4 \cdot V(7,6)^2 + 5 \cdot V(9,8)^3
\]

From the above defining equation and the three-dimensional polynomial equation:

\[
FA = V(3,2) \\
FB = V(7,6) \\
FC = V(9,8) \\
P1 = 3 \\
P7 = 4 \\
P19 = 5
\]
Substituting these values into the voltage controlled voltage source statement:

\[
\begin{align*}
E1 & \ 1 \ 0 \ \text{POLY(3)} \ 3 \ 2 \ 7 \ 6 \ 9 \ 8 \ 0 \ 3 \ 0 \ 0 \ 0 \ 0 \ 0 \ 4 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \\
+ & \ 0 \ 0 \ 5
\end{align*}
\]

The above specifies a controlled voltage source connected between nodes 1 and 0 that is controlled by three differential voltages: the voltage difference between nodes 3 and 2, the voltage difference between nodes 7 and 6, and the voltage difference between nodes 9 and 8, that is, \( FA=V(3,2) \), \( FB=V(7,6) \), and \( FC=V(9,8) \). The statement gives the polynomial coefficients as \( P1=3 \), \( P7=4 \), \( P19=5 \), and the rest are zero.

**Piecewise Linear (PWL) Function**

The one-dimensional piecewise linear (PWL) function allows designers to model some special element characteristics, such as those of tunnel diodes, silicon controlled rectifiers, and diode breakdown regions. You can describe the piecewise linear function by specifying measured data points. Although the device characteristic is described by data points, Star-Hspice automatically smooths the corners to ensure derivative continuity and, as a result, better convergence.

A parameter \( \text{DELTA} \) is provided to control the curvature of the characteristic at the corners. The smaller the \( \text{DELTA} \), the sharper the corners are. The maximum value allowed for \( \text{DELTA} \) is half the smallest of the distances between breakpoints. Specify a \( \text{DELTA} \) that provides satisfactory sharpness of the function corners. You can specify up to 100 breakpoint pairs. You must specify at least two point pairs (with each point consisting of an \( x \) and a \( y \) coefficient).

The functions \( \text{NPWL} \) and \( \text{PPWL} \) can be used for modeling bidirectional switch or transfer gates using \( G \) Elements. The \( \text{NPWL} \) and \( \text{PPWL} \) functions behave like NMOS and PMOS transistors.

The piecewise linear function also is used to model multi-input AND, NAND, OR, and NOR gates. In this case only one input determines the state of the output. In AND and NAND gates, the input with the smallest value is used in the piecewise linear function to determine the corresponding output of the gates. In the OR and NOR gates, the input with the largest value is used to determine the corresponding output of the gates.
Dependent Voltage Sources — E Elements

Voltage Controlled Voltage Source (VCVS)

The syntax is:

**Linear**

\[ \text{Exxx n+ n- <VCVS> in+ in- gain <MAX=\text{val}> <MIN=\text{val}> <SCALE=\text{val}> + <TC1=\text{val}> <TC2=\text{val}> <ABS=1> <IC=\text{val}> } \]

**Polynomial**

\[ \text{Exxx n+ n- <VCVS> POLY(\text{ndim}) in1+ in1- ... in\text{ndim}+ in\text{ndim}-<\text{TC1=val}> + <\text{TC2=val}> <\text{SCALE=\text{val}> <MAX=\text{val}> <MIN=\text{val}> <ABS=1> p0 <p1...> + <IC=\text{vals}> } \]

**Piecewise Linear**

\[ \text{Exxx n+ n- <VCVS> PWL(1) in+ in- <DELTA=\text{val}> <SCALE=\text{val}> <TC1=\text{val}> + <\text{TC2=\text{val}> x1,y1 x2,y2 ... x100,y100 <IC=\text{val}> } \]

**Multi-Input Gates**

\[ \text{Exxx n+ n- <VCVS> gatetype(k) in1+ in1- ... inj+ inj- <DELTA=\text{val}> <TC1=\text{val}> + <\text{TC2=\text{val}> <\text{SCALE=\text{val}> x1,y1 ... x100,y100 <IC=\text{val}> } \]

**Delay Element**

\[ \text{Exxx n+ n- <VCVS> DELAY in+ in- TD=\text{val} <SCALE=\text{val}> <TC1=\text{val}> <TC2=\text{val}> + <\text{NPDELAY=\text{val}> } \]

Behavioral Voltage Source

The syntax is:

\[ \text{Exxx n+ n- VOL='equation' <MAX=\text{val}> <MIN=\text{val}> } \]

Ideal Op-Amp

The syntax is:

\[ \text{Exxx n+ n- OPAMP in+ in-} \]
Ideal Transformer

The syntax is:

\[ \text{Exxx n+ n- TRANSFORMER in+ in- k} \]

E Element Parameters

ABS

Output is absolute value if ABS=1.

DELAY

Keyword for the delay element. The delay element is the same as voltage controlled voltage source, except it is associated by a propagation delay TD. This element facilitates the adjustment of propagation delay in the subcircuit modeling process. DELAY is a Star-Hspice keyword and should not be used as a node name.

DELTA

Used to control the curvature of the piecewise linear corners. Defaults to 1/4 of the smallest of the distances between breakpoints. The maximum is 1/2 of the smallest of the distances between breakpoints.

Exxx

Voltage controlled element name. Must begin with “E”, which may be followed by up to 15 alphanumeric characters.

gain

Voltage gain.

gatetype(k)

May be AND, NAND, OR, or NOR. The value of k is the number of inputs of the gate. The x and y terms represent the piecewise linear variation of output as a function of input. In the multi-input gates only one input determines the state of the output.

IC

Initial condition: the initial estimate of the value(s) of the controlling voltage(s). Default=0.0.

in +/-

Positive or negative controlling nodes. Specify one pair for each dimension.

j

Ideal transformer turn ratio: \[ V(\text{in+},\text{in-}) = j \cdot V(\text{n+},\text{n-}) \]
**MAX**  
Maximum output voltage value. The default is undefined, and sets no maximum value.

**MIN**  
Minimum output voltage value. The default is undefined, and sets no minimum value.

**n+/−**  
Positive or negative node of controlled element.

**NPDELAY**  
Sets the number of data points to be used in delay simulations. The default value is the larger of 10 or the smaller of TD/tstep and tstop/tstep. That is,

\[
NPDELAY_{default} = \max\left[\frac{\min(TD, tstop)}{tstep}, 10\right]
\]

The values of tstep and tstop are specified in the .TRAN statement.

**OPAMP**  
Keyword for ideal op-amp element. OPAMP is a Star-Hspice keyword and should not be used as a node name.

**p0, p1 ...**  
Polynomial coefficients. When one coefficient is specified, Star-Hspice assumes it to be p1, with p0=0.0, and the element is linear. When more than one polynomial coefficient is specified by p0, p1, p2, ..., the element is nonlinear. See “Polynomial Functions” on page 17-7.

**POLY**  
Polynomial dimension. If POLY(ndim) is not specified, a one-dimensional polynomial is assumed. Ndim must be a positive number.

**PWL**  
Piecewise linear function keyword.

**SCALE**  
Element value multiplier.

**TC1, TC2**  
First and second order temperature coefficients. The SCALE is updated by temperature:

\[
\text{SCALE}_{\text{eff}} = \text{SCALE} \cdot (1 + TC1 \cdot \Delta t + TC2 \cdot \Delta t^2)
\]

**TD**  
Time delay keyword.
**TRANSFORMER**  Keyword for ideal transformer. TRANSFORMER is a Star-Hspice keyword and should not be used as a node name.

**VCVS**  Keyword for voltage controlled voltage source. VCVS is a Star-Hspice keyword and should not be used as a node name.

**x1,...**  Controlling voltage across nodes in+ and in-. The x values must be in increasing order.

**y1,...**  Corresponding element values of x.

**Example**

**Ideal Op-Amp**

A voltage amplifier with supply limits can be built with the voltage controlled voltage source. The output voltage across nodes 2,3 = v(14,1) * 2. The voltage gain parameter, 2, is also given. The MAX and MIN parameters specify a maximum E1 voltage of 5V and a minimum E1 voltage output of -5V. If, for instance, V(14,1) = -4V, E1 would be set to -5V and not -8V as the equation would produce.

```
Eopamp 2 3 14 1 MAX=+5 MIN=-5 2.0
```

A user-defined parameter may be used in the following format to specify a value for polynomial coefficient parameters:

```
.PARAM CU = 2.0
E1 2 3 14 1 MAX=+5 MIN=-5 CU
```

**Voltage Summer**

An ideal voltage summer specifies the source voltage as a function of three controlling voltage(s): V(13,0), V(15,0) and V(17,0). It describes a voltage source with the value:

\[ V(13,0) + V(15,0) + V(17,0) \]

This example represents an ideal voltage summer. The three controlling voltages are initialized for a DC operating point analysis to 1.5, 2.0, and 17.25 V, respectively.

```
EX 17 0 POLY(3) 13 0 15 0 17 0 0 1 1 1 IC=1.5,2.0,17.25
```
**Polynomial Function**

The voltage controlled source can also output a nonlinear function using the one-dimensional polynomial. Since the POLY parameter is not specified, a one-dimensional polynomial is assumed, i.e., a function of one controlling voltage. The equation corresponds to the element syntax. Behavioral equations replace this older method.

E2 3 4 VOLT = "10.5 + 2.1 \times V(21,17) + 1.75 \times V(21,17)^2"
E2 3 4 POLY 21 17 10.5 2.1 1.75

**Zero Delay Inverter Gate**

A simple inverter with no delay can be built with a piecewise linear transfer function.

Einv out 0 PWL(1) in 0 .7v,5v 1v,0v

**Ideal Transformer**

With the turn ratio 10 to 1, the voltage relationship is $V(\text{out})=V(\text{in})/10$.

Etrans out 0 TRANSFORMER in 0 10

**Voltage Controlled Oscillator (VCO)**

The keyword VOL is used to define a single-ended input that controls the output of a VCO.

In the following example, the frequency of the sinusoidal output voltage at node “out” is controlled by the voltage at node “control”. Parameter “v0” is the DC offset voltage and “gain” is the amplitude. The output is a sinusoidal voltage with a frequency of $freq \times control$.

Evco out 0 VOL='v0+gain*SIN(6.28*freq*v(control)*TIME)'

---

**Note:** This equation is valid only for a steady-state VCO (fixed voltage). This equation does not apply if you sweep the control voltage.
Dependent Current Sources — G Elements

Voltage Controlled Current Source (VCCS)

The syntax is:

**Linear**

```
Gxxx n+ n- <VCCS> in+ in- transconductance <MAX=val> <MIN=val>
+ <SCALE=val> <M=val> <TC1=val> <TC2=val> <ABS=1> <IC=val>
```

**Polynomial**

```
Gxxx n+ n- <VCCS> POLY(ndim) in1+ in1- ... <inndim+ inndim-> MAX=val>
+ <MIN=val> <SCALE=val> <M=val> <TC1=val> <TC2=val> <ABS=1> p0
+ <p1...> <IC=vals>
```

**Piecewise Linear**

```
Gxxx n+ n- <VCCS> PWL(1) in+ in- <DELTA=val> <SCALE=val> <M=val>
+ <TC1=val> <TC2=val> x1,y1 x2,y2 ... x100,y100 <IC=val> <SMOOTH=val>
Gxxx n+ n- <VCCS> NPWL(1) in+ in- <DELTA=val> <SCALE=val> <M=val>
+ <TC1=val> <TC2=val> x1,y1 x2,y2 ... x100,y100 <IC=val> <SMOOTH=val>
Gxxx n+ n- <VCCS> PPWL(1) in+ in- <DELTA=val> <SCALE=val> <M=val>
+ <TC1=val> <TC2=val> x1,y1 x2,y2 ... x100,y100 <IC=val> <SMOOTH=val>
```

**Multi-Input Gates**

```
Gxxx n+ n- <VCCS> gatetype(k) in1+ in1- ... ink+ ink- <DELTA=val> <TC1=val>
+ <TC2=val> <SCALE=val> <M=val> x1,y1 ... x100,y100<IC=val>
```

**Delay Element**

```
Gxxx n+ n- <VCCS> DELAY in+ in- TD=val <SCALE=val> <TC1=val> <TC2=val>
+ NPDELAY=val
```

Behavioral Current Source

The syntax is:

```
Gxxx n+ n- CUR='equation' <MAX>=val> <MIN=val>
```

Voltage Controlled Resistor (VCR)

The syntax is:
Performing Behavioral Modeling Dependent Current Sources — G Elements

**Linear**

Gxxx n+ n- VCR in+ in- transfactor <MAX=val> <MIN=val> <SCALE=val> + <M=val> <TC1=val> <TC2=val> <IC=val>

**Polynomial**

Gxxx n+ n- VCR POLY(ndim) in1+ in1- ... <inndim+ inndim-> <MAX=val> + <MIN=val> <SCALE=val> <M=val> <TC1=val> <TC2=val> p0 <p1...> + <IC=val>

**Piecewise Linear**

Gxxx n+ n- VCR PWL(1) in+ in- <DELTA=val> <SCALE=val> <M=val> + <TC1=val> <TC2=val> x1,y1 x2,y2 ... x100,y100 <IC=val> <SMOOTH=val>

Gxxx n+ n- VCR NPWL(1) in+ in- <DELTA=val> <SCALE=val> <M=val> + <TC1=val> <TC2=val> x1,y1 x2,y2 ... x100,y100 <IC=val> <SMOOTH=val>

Gxxx n+ n- VCR PPWL(1) in+ in- <DELTA=val> <SCALE=val> <M=val> + <TC1=val> <TC2=val> x1,y1 x2,y2 ... x100,y100 <IC=val> <SMOOTH=val>

**Multi-Input Gates**

Gxxx n+ n- VCR gatetype(k) in1+ in1- ... ink+ ink- <DELTA=val> + <TC1=val> <TC2=val> <SCALE=val> <M=val> x1,y1 ... x101,y100 <IC=val>

**Voltage Controlled Capacitor (VCCAP)**

The syntax is:

Gxxx n+ n- VCCAP PWL(1) in+ in- <DELTA=val> <SCALE=val> <M=val> + <TC1=val> <TC2=val> x1,y1 x2,y2 ... x101,y100 <IC=val> <SMOOTH=val>

The two functions NPWL and PPWL allow the interchange of the ‘n+’ and ‘n-’ nodes while keeping the same transfer function. This action can be summarized as follows:

**NPWL Function**

For node ‘in-’ connected to ‘n-’;

If v(n+,n-) > 0, then the controlling voltage would be v(in+,in-). Otherwise, the controlling voltage is v(in+,n+)

For node ‘in-’ connected to ‘n+’;
If \( v(n+,n-) < 0 \), then the controlling voltage would be \( v(in+,in-) \). Otherwise, the controlling voltage is \( v(in+,n+) \).

**PPWL Function**

For node ‘\( \text{in}- \)’ connected to ‘\( \text{n}- \)’;

If \( v(n+,n-) < 0 \), then the controlling voltage would be \( v(in+,in1-) \).
Otherwise, the controlling voltage is \( v(in+,n+) \)

For node ‘\( \text{in}- \)’ connected to ‘\( \text{n+} \)’;

If \( v(n+,n-) > 0 \), then the controlling voltage would be \( v(in+,in-) \). Otherwise, the controlling voltage is \( v(in+,n+) \)

**G Element Parameters**

- **ABS**
  Output is absolute value if ABS=1.

- **CUR=equation**
  Current output which flows from \( \text{n+} \) to \( \text{n-} \). The “equation”, which is defined by the user, can be a function of node voltages, branch currents, TIME, temperature (TEMPER), and frequency (HERTZ).

- **DELAY**
  Keyword for the delay element. The delay element is the same as voltage controlled current source except it is associated by a propagation delay TD. This element facilitates the adjustment of propagation delay in the subcircuit model process. DELAY is a Star-Hspice keyword and should not be used as a node name.

- **DELTA**
  Used to control the curvature of the piecewise linear corners. Defaults to \( 1/4 \) of the smallest of the distances between breakpoints. The maximum is \( 1/2 \) of the smallest of the distances between breakpoints.

- **Gxxx**
  Voltage controlled element name. Must begin with “G”, which may be followed by up to 15 alphanumeric characters.
Performing Behavioral Modeling

Dependent Current Sources — G Elements

gatetype(k)
May be AND, NAND, OR, or NOR. The value of k is the number of inputs of the gate. The x and y terms represent the piecewise linear variation of output as a function of input. In the multi-input gates only one input determines the state of the output.

IC
Initial condition. The initial estimate of the value(s) of the controlling voltage(s). If IC is not specified, Default=0.0.

in +/-
Positive or negative controlling nodes. Specify one pair for each dimension.

M
Number of replications of the element in parallel

MAX
Maximum current or resistance value. The default is undefined, and sets no maximum value.

MIN
Minimum current or resistance value. The default is undefined, and sets no minimum value.

n+/-
Positive or negative node of controlled element

NPDELAY
Sets the number of data points to be used in delay simulations. The default value is the larger of 10 or the smaller of TD/tstep and tstop/tstep. That is,

\[ NPDELAY_{default} = \max\left(\frac{\min(TD, tstop)}{tstep}, 10\right) \]

The values of tstep and tstop are specified in the .TRAN statement.

NPWL
Models the symmetrical bidirectional switch or transfer gate, NMOS

p0, p1 ...
Polynomial coefficients. When one coefficient is specified, Star-Hspice assumes it to be p1, with p0=0.0, and the element is linear. When more than one polynomial coefficient is specified by p0, p1, p2, ..., the element is nonlinear. See “Polynomial Functions” on page 17-7.
**POLY**

Polynomial dimension. If POLY(ndim) is not specified, a one-dimensional polynomial is assumed. Ndim must be a positive number.

**PWL**

Piecewise linear function keyword

**PPWL**

Models the symmetrical bidirectional switch or transfer gate, PMOS

**SCALE**

Element value multiplier

**SMOOTH**

For piecewise linear dependent source elements, SMOOTH selects the curve smoothing method.

A curve smoothing method simulates exact data points you provide. This method can be used to make Star-Hspice simulate specific data points that correspond to measured data or data sheets.

Choices for SMOOTH are 1 or 2. Specifying 1 selects the smoothing method prior to Release H93A. Specifying 2 selects the smoothing method that uses data points you provide. This is the default method starting with release H93A.

**TC1, TC2**

First- and second-order temperature coefficients. The SCALE is updated by temperature:

\[
SCALE_{eff} = SCALE \cdot (1 + TC1 \cdot \Delta t + TC2 \cdot \Delta t^2)
\]

**TD**

Time delay keyword

**transconductance**

Voltage to current conversion factor

**transfactor**

Voltage to resistance conversion factor

**VCCAP**

Keyword for voltage controlled capacitance element. VCCAP is a Star-Hspice keyword and should not be used as a node name.

**VCCS**

Keyword for voltage controlled current source. VCCS is a Star-Hspice keyword and should not be used as a node name.
VCR

Keyword for voltage controlled resistor element. VCR is a Star-Hspice keyword and should not be used as a node name.

$x_1,\ldots$

Controlling voltage across nodes in+ and in-. The x values must be in increasing order.

$y_1,\ldots$

Corresponding element values of x

Example

Switch

A voltage controlled resistor represents a basic switch characteristic. The resistance between nodes 2 and 0 varies linearly from 10meg to 1m ohms when voltage across nodes 1 and 0 varies between 0 and 1 volt. Beyond the voltage limits, the resistance remains at 10meg and 1m ohms respectively.

\[
\text{Gswitch 2 0 VCR PWL(1) 1 0 0v,10meg 1v,1m}
\]

Switch-level MOSFET

A switch level n-channel MOSFET can be modelled by the N-piecewise linear resistance switch. The resistance value does not change when the node d and s positions are switched.

\[
\text{Gnmos d s VCR NPWL(1) g s LEVEL=1 0.4v,150g 1v,10meg 2v,50k + 3v,4k 5v,2k}
\]

Voltage Controlled Capacitor

The capacitance value across nodes (out,0) varies linearly from 1p to 5p when voltage across nodes (ctrl,0) varies between 2v and 2.5v. Beyond the voltage limits, the capacitance value remains constant at 1 picofarad and 5 picofarads respectively.

\[
\text{Gcap out 0 VCCAP PWL(1) ctrl 0 2v,1p 2.5v,5p}
\]

Zero Delay Gate

A two-input AND gate can be implemented using an expression and a piecewise linear table. The inputs are voltages at nodes a and b, and the output is the current flow from node out to 0. The current is multiplied by the SCALE value, which, in this example, is specified as the inverse of the load resistance connected across the nodes (out,0).
Dependent Current Sources — G Elements

Performing Behavioral Modeling

\[ \text{Gand} \quad \text{out} \quad 0 \quad \text{AND(2)} \quad a \quad 0 \quad b \quad 0 \quad \text{SCALE}='1/r\text{load}' \quad 0v,0a \quad 1v,.5a \quad + \quad 4v,4.5a \quad 5v,5a \]

**Delay Element**

A delay is a low-pass filter type delay similar to that of an opamp. A transmission line, on the other hand, has an infinite frequency response. A glitch input to a G delay is attenuated similarly to a buffer circuit. In this example, the output of the delay element is the current flow from node \( \text{out} \) to node \( \text{1} \) with a value equal to the voltage across nodes \((\text{in}, 0)\) multiplied by SCALE value and delayed by TD value.

\[ \text{Gdel} \quad \text{out} \quad 0 \quad \text{DELAY} \quad \text{in} \quad 0 \quad \text{TD}=5\text{ns} \quad \text{SCALE}=2 \quad \text{NPDELAY}=25 \]

**Diode Equation**

A forward bias diode characteristic from node 5 to ground can be modelled with a run time expression. The saturation current is \(1e-14\) amp, and the thermal voltage is \(0.025v\).

\[ \text{Gdio} \quad 5 \quad 0 \quad \text{CUR}='1e-14*(\text{EXP}(V(5)/0.025)-1.0)' \]

**Diode Breakdown**

Diode breakdown region to forward region can be modelled. When voltage across diode goes beyond the piecewise linear limit values (-2.2v, 2v), the diode current remains at the corresponding limit values (-1a, 1.2a).

\[ \text{Gdiode} \quad 1 \quad 0 \quad \text{PWL}(1) \quad 1 \quad 0 \quad -2.2v,-1a \quad -2v,-1pa \quad .3v,.15pa\quad .6v,10ua \quad + \quad 1v,1a \quad 2v,1.2a \]

**Triodes**

Both the following voltage controlled current sources implement a basic triode. The first uses the poly(2) operator to multiply the anode and grid voltages together and scale by \(.02\). The next example uses the explicit behavioral algebraic description.

\[ \text{gt} \quad i\_\text{anode} \quad \text{cathode} \quad \text{poly}(2) \quad \text{anode,cathode grid,cathode} \quad 0 \quad 0 \quad 0 \quad .02 \quad \text{gt} \quad i\_\text{anode} \quad \text{cathode} \quad \text{cur}='20m*v(\text{anode,cathode}) \quad *v(\text{grid,cathode})' \]
Dependent Voltage Sources – H Elements

Current Controlled Voltage Source (CCVS)

The syntax is:

**Linear**

Hxxx n+ n- <CCVS> v1 transresistance <MAX=val> <MIN=val>
+ <SCALE=val> <TC1=val> <TC2=val> <ABS=1> <IC=val>

**Polynomial**

Hxxx n+ n- <CCVS> POLY(ndim) v1 <... vnndim> <MAX=val> <MIN=val>
+ <TC1=val> <TC2=val> <SCALE=val> <ABS=1> p0 <p1…> <IC=vals>

**Piecewise Linear**

Hxxx n+ n- <CCVS> PWL(1) v1 <DELTA=val> <SCALE=val> <TC1=val>
+ <TC2=val> x1,y1 ... x100,y100 <IC=val>

**Multi-Input Gates**

Hxxx n+ n- gateype(k) v1, ... vnk <DELTA=val> <SCALE=val> <TC1=val>
+ <TC2=val> x1,y1 ... x100,y100 <IC=val>

**Delay Element**

Hxxx n+ n- <CCVS> DELAY v1 TD=val <SCALE=val> <TC1=val> <TC2=val>
+ <NPDELAY=val>

---

**Note:** E Elements with algebraics make CCVS elements obsolete. However, CCVS elements may still be used for the sake of backward compatibility.

---

**H Element Parameters**

**ABS**
Output is absolute value if ABS=1.

**CCVS**
Keyword for current controlled voltage source. CCVS is a Star-Hspice keyword and should not be used as a node name.

**DELAY**
Keyword for the delay element. The delay element is the same as a current controlled voltage source except it is associated by a propagation delay TD. This element
facilitates the adjustment of propagation delay in the subcircuit model process. DELAY is a Star-Hspice keyword and should not be used as a node name.

**DELTA**
Used to control the curvature of the piecewise linear corners. Defaults to 1/4 of the smallest of the distances between breakpoints. The maximum is 1/2 of the smallest of the distances between breakpoints.

**gatetype(k)**
May be AND, NAND, OR, or NOR. The value of k is the number of inputs of the gate. The x and y terms represent the piecewise linear variation of output as a function of input. In the multi-input gates only one input determines the state of the output.

**Hxxx**
Current controlled voltage source element name. Must begin with “H”, which may be followed by up to 15 alphanumeric characters.

**IC**
Initial condition. This is the initial estimate of the value(s) of the controlling current(s) in amps. Default=0.0.

**MAX**
Maximum voltage value. The default is undefined, which sets no maximum value.

**MIN**
Minimum voltage value. The default is undefined, which sets no minimum value.

**n+/-**
Positive or negative controlled source connecting nodes.

**NPDELAY**
Sets the number of data points to be used in delay simulations. The default value is the larger of 10 or the smaller of TD/tstep and tstop/tstep. That is,

$$NPDELAY_{default} = \max\left[\min\left(\frac{TD}{tstop}\right), 10\right]$$

The values of tstep and tstop are specified in the .TRAN statement.
p0, p1 . . .  The polynomial coefficients. When one coefficient is specified, Star-Hspice assumes it to be p1, with p0=0.0, and the element is linear. When more than one polynomial coefficient is specified by p0, p1, p2, ..., the element is nonlinear. See “Polynomial Functions” on page 17-7.

POLY  Polynomial dimension. If POLY(ndim) is not specified, a one-dimensional polynomial is assumed. Ndim must be a positive number.

PWL  Piecewise linear function keyword.

SCALE  Element value multiplier.

TC1, TC2  First and second order temperature coefficients. The SCALE is updated by temperature:

\[
\text{SCALE}_{\text{eff}} = \text{SCALE} \cdot (1 + TC1 \cdot \Delta t + TC2 \cdot \Delta t^2)
\]

TD  Time delay keyword.

trans resistance  Current to voltage conversion factor.

vn1...  Names of voltage sources through which the controlling current flows. One name must be specified for each dimension.

x1,...  Controlling current through vn1 source. The x values must be in increasing order.

y1,...  Corresponding output voltage values of x.

Example

HX 20 10 VCUR MAX=+10 MIN=-10 1000

The example above selects a linear current controlled voltage source. The controlling current flows through the dependent voltage source called VCUR. The defining equation of the CCVS is:

\[
HX = 1000 \cdot VCUR
\]
The defining equation states that the voltage output of HX is 1000 times the value of current flowing through CUR. If the equation produces a value of HX greater than +10V or less than -10V, HX, because of the MAX= and MIN= parameters, would be set to either 10V or -10V, respectively. CUR is the name of the independent voltage source that the controlling current flows through. If the controlling current does not flow through an independent voltage source, a dummy independent voltage source must be inserted.

```
.PARAM CT=1000
HX 20 10 VCUR MAX=+10 MIN=-10 CT
HXY 13 20 POLY(2) VIN1 VIN2 0 0 0 0 1 IC=0.5, 1.3
```

The example above describes a dependent voltage source with the value:

\[ V = I(VIN1) \cdot I(VIN2) \]

This two-dimensional polynomial equation specifies FA1=VIN1, FA2=VIN2, P0=0, P1=0, P2=0, P3=0, and P4=1. The controlling current for flowing through VIN1 is initialized at 0.5mA. For VIN2, the initial current is 1.3mA.

The direction of positive controlling current flow is from the positive node, through the source, to the negative node of vnam (linear). The polynomial (nonlinear) specifies the source voltage as a function of the controlling current(s).
Current Dependent Current Sources — F Elements

Current Controlled Current Source (CCCS)

The syntax is:

**Linear**

Fxxx n+ n- <CCCS> vn1 gain <MAX=val> <MIN=val> <SCALE=val>
+ <TC1=val> <TC2=val> <M=val> <ABS=1> <IC=val>

**Polynomial**

Fxxx n+ n- <CCCS> POLY(ndim) vn1 <... vnndim> <MAX=val> <MIN=val>
+ <TC1=val><TC2=val> <SCALE=vals> <M=val> <ABS=1> p0 <p1...>
+ <IC=vals>

**Piecewise Linear**

Fxxx n+ n- <CCCS> PWL(1) vn1 <DELTA=val> <SCALE=val><TC1=val>
+ <TC2=val><M=val> x1,y1 ... x100,y100 <IC=val>

**Multi-Input Gates**

Fxxx n+ n- <CCCS> gatetype(k) vn1, ... vnk <DELTA=val> <SCALE=val>
+ <TC1=val><TC2=val> <M=val> <ABS=1> x1,y1 ... x100,y100 <IC=val>

**Delay Element**

Fxxx n+ n- <CCCS> DELAY vn1 TD=val <SCALE=val> <TC1=val><TC2=val>
+ NPDELAY=val

**Note:** G Elements with algebraics make CCCS elements obsolete. However, CCCS elements may still be used for backward compatibility with existing designs.
F Element Parameters

**ABS**  
Output is absolute value if ABS=1.

**CCCS**  
Keyword for current controlled current source. CCCS is a Star-Hspice keyword and should not be used as a node name.

**DELAY**  
Keyword for the delay element. The delay element is the same as a current controlled current source except it is associated by a propagation delay TD. This element facilitates the adjustment of propagation delay in the subcircuit model process. DELAY is a Star-Hspice keyword and should not be used as a node name.

**DELTA**  
Used to control the curvature of the piecewise linear corners. Defaults to 1/4 of the smallest of the distances between breakpoints. The maximum is 1/2 of the smallest of the distances between breakpoints.

**Fxxx**  
Current controlled current source element name. Must begin with “F”, which may be followed by up to 15 alphanumeric characters.

**gain**  
Current gain.

**gatetype(k)**  
May be AND, NAND, OR, or NOR. The value of k is the number of inputs of the gate. The x and y terms represent the piecewise linear variation of output as a function of input. In the multi-input gates only one input determines the state of the output. The above keywords should not be used as node names.

**IC**  
Initial condition: the initial estimate of the value(s) of the controlling current(s) in amps. Default=0.0.

**M**  
Number of replications of the element in parallel.

**MAX**  
Maximum output current value. The default is undefined, and sets no maximum value.
MIN Minimum output current value. The default is undefined, and sets no minimum value.

n+/- Positive or negative controlled source connecting nodes.

NPDELAY Sets the number of data points to be used in delay simulations. The default value is the larger of 10 or the smaller of TD/tstep and tstop/tstep. That is,

\[ NPDELAY_{\text{default}} = \max\left(\frac{\min(TD, tstop)}{tstep}, 10\right) \]

The values of tstep and tstop are specified in the .TRAN statement.

p0, p1 … The polynomial coefficients. When one coefficient is specified, Star-Hspice assumes it to be p1, with p0=0.0, and the element is linear. When more than one polynomial coefficient is specified by p0, p1, p2, ..., the element is nonlinear. See “Polynomial Functions” on page 17-7.

POLY Polynomial dimension. If POLY(ndim) is not specified, a one-dimensional polynomial is assumed. Ndim must be a positive number.

PWL Piecewise linear function keyword.

SCALE Element value multiplier.

TC1, TC2 First and second order temperature coefficients. The SCALE is updated by temperature:

\[ SCALE_{\text{eff}} = SCALE \cdot (1 + TC1 \cdot \Delta t + TC2 \cdot \Delta t^2) \]

TD Time delay keyword.

vn1… Names of voltage sources through which the controlling current flows. One name must be specified for each dimension.
Controlling current through vn1 source. The x values must be in increasing order.

Corresponding output current values of x.

Example

$ Current controlled current sources - F Elements,
F1 13 5 VSENS MAX=+3 MIN=-3 5
F2 12 10 POLY VCC 1MA 1.3M
Fd 1 0 DELAY vin TD=7ns SCALE=5
Filim 0 out PWL(1) vsrc -1a,-1a 1a,1a

The first example describes a current controlled current source connected between nodes 13 and 5. The current that controls the value of the controlled source flows through the voltage source named VSENS (to use a current controlled current source, a dummy independent voltage source is often placed into the path of the controlling current). The defining equation is:

\[ I(F1) = 5 \cdot I(VSENS) \]

The current gain is 5, the maximum current flow through F1 is 3 A, and the minimum current flow is -3 A. If \( I(VSENS) = 2 \) A, \( I(F1) \) would be set to 3 amps and not 10 amps as would be suggested by the equation. A user-defined parameter may be specified for the polynomial coefficient(s), as shown below.

.PARAM VU = 5
F1 13 5 VSENS MAX=+3 MIN=-3 VU

The second example describes a current controlled current source with the value:

\[ I(F2)=1e-3 + 1.3e-3 \cdot I(VCC) \]

Current flow is from the positive node through the source to the negative node. The direction of positive controlling current flow is from the positive node through the source to the negative node of vnam (linear), or to the negative node of each voltage source (nonlinear).

The third example is a delayed current controlled current source.

The fourth example is a piecewise linear current controlled current source.
Modeling with Digital Behavioral Components

This section provides example of how to model with digital behavioral components.

Behavioral AND and NAND Gates

In this example, a two-input AND gate is modeled by a G Element. A two-input NAND gate is modeled by an E Element.

Example

```
behave.sp and/nand gates using g, e Elements
.options post=2
.op
.tran .5n 20n
.probe v(in1) v(in2) v(andout) v(in1) v(in2) v(nandout)
g 0 andout and(2) in1 0 in2 0
  + 0.0 0.0ma
  + 0.5 0.1ma
  + 1.0 0.5ma
  + 4.0 4.5ma
  + 4.5 4.8ma
  + 5.0 5.0ma
*
e nandout 0 nand(2) in1 0 in2 0
  + 0.0 5.0v
  + 0.5 4.8v
  + 1.0 4.5v
  + 4.0 0.5v
  + 4.5 0.2v
  + 5.0 0.0v
*
vin1 in1 0 0 pwl(0,0 5ns,5)
v1n2 in2 0 5 pwl(0,5 10ns,5 15ns,0)
 rin1 in1 0 1k
 rin2 in2 0 1k
 rand andout 0 1k
 r1nand nandout 0 1k
 .end
```
Behavioral D-Latch

In this example, a D flip-flop is modeled by one input NAND gates and NPWL/PPWL functions.
Performing Behavioral Modeling
Modeling with Digital Behavioral Components

Figure 17-3: D-Latch Circuit

Example

dlatch.sp--- cmos d-latch
.option post
.tran .2n 60ns
.probe tran clock=v(clk) data=v(d) q=v(q)
.ic v(q)=0

Waveforms
vdata d 0 pulse(0,5 2n,1n,1n 19n,40n)
vclk clk 0 pulse(0,5 7n,1n,1n 10n,20n)
vclkn clk 0 pulse(5,0 7n,1n,1n 10n,20n)
xdlatch d clk clkn q qb dlatch cinv=.2p
Subcircuit Definitions for Behavioral N-Channel MOSFET

* DRAIN GATE SOURCE
.SUBCKT nmos 1 2 3 capm=.5p
cd 1 0 capm
cs 3 0 capm
gn 3 1 VCR NPWL(1) 2 3
+ 0. 495.8840G
+ 200.00000M 456.0938G
+ 400.00000M 141.6902G
+ 600.00000M 7.0624G
+ 800.00000M 258.9313X
+ 1.00000 6.4866X
+ 1.20000 842.9467K
+ 1.40000 321.6882K
+ 1.60000 170.8367K
+ 1.80000 106.4944K
+ 2.00000 72.7598K
+ 2.20000 52.4632K
+ 2.40000 38.5634K
+ 2.60000 8.8056K
+ 2.80000 5.2543K
+ 3.00000 4.3553K
+ 3.20000 3.8407K
+ 3.40000 3.4950K
+ 3.60000 3.2441K
+ 3.80000 3.0534K
+ 4.00000 2.9042K
+ 4.20000 2.7852K
+ 4.40000 2.6822K
+ 4.60000 2.5k
+ 5.0 2.3k
.ENDS nmos

Behavioral P-Channel MOSFET

* DRAIN GATE SOURCE
.SUBCKT pmos 1 2 3 capm=.5p
cd 1 0 capm
cs 3 0 capm
gp 1 3 VCR PPWL(1) 2 3
+ -5.0000 2.3845K
+ -4.80000 2.4733K
Performing Behavioral Modeling

Modeling with Digital Behavioral Components

+ -4.6000 2.5719K
+ -4.4000 2.6813K
+ -4.2000 2.8035K
+ -4.0000 2.9415K
+ -3.8000 3.1116K
+ -3.6000 3.3221K
+ -3.4000 3.5895K
+ -3.2000 3.9410K
+ -3.0000 4.4288K
+ -2.8000 5.1745K
+ -2.6000 6.6041K
+ -2.4000 29.6203K
+ -2.2000 42.4517K
+ -2.0000 58.3239K
+ -1.8000 83.4296K
+ -1.6000 128.1517K
+ -1.4000 221.2640K
+ -1.2000 471.8433K
+ -1.0000 1.6359X
+ -800.00M 41.7023X
+ -600.00M 1.3394G
+ -400.00M 38.3449G
+ -200.00M 267.7325G
+ 0. 328.7122G
.ENDS pmos
*
/subckt tgate in out clk clkn ctg=.5p
xmn in clk out nmos capm=ctg
xmp in clkn out pmos capm=ctg
.ends tgate

.SUBCKT inv in out capout=1p
cout out 0 capout
rout out 0 1.0k
gn 0 out nand(1) in 0 scale=1
+ 0. 4.90ma
+ 0.25 4.88ma
+ 0.5 4.85ma
+ 1.0 4.75ma
+ 1.5 4.42ma
+ 3.5 1.00ma
+ 4.000 0.50ma
Figure 17-4: D-Latch Response

Behavioral Double-Edge Triggered Flip-Flop

In this example a double edged triggered flip-flop is modeled by using the D_LATCH subcircuit from previous example and several NAND gates.
Figure 17-5: Double-Edge Triggered Flip-Flop Schematic

Example

det_dff.sp--- double edge triggered flip-flop
.option post=2
.tran .2n 100ns
.probe tran clock=v(clk) data=v(d) q=v(q)

Waveforms

vdata d 0 pulse(0,5 2n,1n,1n 28n,50n)
vclk clck 0 pulse(0,5 7n,1n,1n 10n,20n)

Main Circuit

xc1kn clck clckn inv cinv=.1p
xd1 d clck clckn q1 qb1 dlatch cinv=.2p
xd2 d clckn clck q2 qb2 dlatch cinv=.2p
xnand1 clck qb2 n1 nand2 capout=.5p
xnand2 q1 n1 n2 nand2 capout=.5p
xnand3 q2 clck n3 nand2 capout=.5p
xnand4 n2 n3 q nand2 capout=.5p
xinv q qb inv capout=.5p
Subcircuit Definitions

*Note: Subcircuit definitions for NMOS, PMOS, and INV are given in the D-Latch examples; therefore they are not repeated here.*

```plaintext
.SUBCKT nand2 in1 in2 out capout=2p
cout out 0 capout
rout out 0 1.0k
gn 0 out nand(2) in1 0 in2 0 scale=1
   + 0 4.90ma
   + 0.25 4.88ma
   + 0.5 4.85ma
   + 1.0 4.75ma
   + 1.5 4.42ma
   + 3.5 1.00ma
   + 4.000 0.50ma
   + 4.5 0.2ma
   + 5.0 0.1ma
.ENDS nand2

.SUBCKT dlatch data clck clckn q qb cinv=1p
xtg1 data a clck clckn tgate ctg='cinv/2'
xtg2 q ax clckn clck tgate ctg='cinv/2'
rx ax a 10
xinv1 a qb inv capout=cinv
xinv2 qb q inv capout=cinv
.ENDS dlatch
.END
```
Figure 17-6: Double Edge Triggered Flip-Flop Response
Calibrating Digital Behavioral Components

This section describes how to calibrate with digital behavioral components.

Building Behavioral Lookup Tables

The following simulation demonstrates an ACL family output buffer with 2 ns delay and 1.8 ns rise and fall time. The ground and VDD supply currents and the internal ground bounce due to the package are also shown.

Figure 17-7: ACL Family Output Buffer
Star-Hspice can automatically measure the datasheet quantities such as TPHL, risetime, maximum power dissipation, and ground bounce using the following commands.

```
.MEAS tphl trig v(D) val='5*vdd' rise=1
 + targ v(out) val='5*vdd' fall=1
.MEAS risetime trig v(out) val='1*vdd' rise=1
 + targ v(out) val='9*vdd' rise=1
.MEAS max_power max power
.MEAS bounce max v(xin.v_local)
```

The inverter is composed of capacitors, diodes, one-dimensional lookup table MOSFETs, and a special low-pass delay element. The low-pass delay element has the property that attenuates pulses that are narrower than the delay value.

**Figure 17-8: Inverter**
Subcircuit Definition

.subckt inv in out v+ v-
cout+ out_l v+ 2p
cout- out_l v- 2p
xmp out_l inx v+ pmos
xmn out_l inx v- nmos
e inx v- delay in v- td=1n
din v- in dx
.model dx d cjo=2pf
chi in v+ .5pf
.ends inv

The behavioral MOSFETs are represented by one dimensional lookup tables. The equivalent n-channel lookup table is shown below.

Behavioral N-Channel MOSFET

Drain Gate Source

.subckt nmos 1 2 3
gn 3 1 VCR npwl(1) 2 3 scale=0.008
* VOLTAGE RESISTANCE
+ 0. 495.8840g
+ 200.00000m 456.0938g
+ 400.00000m 141.6902g
+ 600.00000m 7.0624g
+ 800.00000m 258.9313meg
+ 1.00000 6.4866meg
+ 1.20000 842.9467k
+ 1.40000 21.6882k
+ 1.60000 170.8367k
+ 1.80000 106.4944k
+ 2.00000 72.7598k
+ 2.20000 52.4632k
+ 2.40000 38.5634k
+ 2.60000 8.8056k
+ 2.80000 5.2543k
+ 3.00000 4.3553k
+ 3.40000 3.4950k
+ 3.80000 2.0534k
+ 4.20000 2.7852k
+ 4.60000 2.5k
+ 5.0  
.ends nmos  2.3k

The table above describes a voltage versus resistance table. It shows, for example, that the resistance at 5 volts is 2.3 kohm.

Creating a Behavioral Inverter Lookup Table

You can create an inverter lookup table in two simple steps. First simulate an actual transistor level inverter using a DC sweep of the input and print the output V/I for the output pullup and pulldown transistors. Next, copy the printed output into the volt controlled resistor lookup table element.

The following test file, `inv_vin_vout.sp` calculates RN (the effective pulldown resistor transfer function) and RP (the pullup transfer function).

RN is calculated as Vout/I(mn) where mn is the pulldown transistor. RP is calculated as (VCC-Vout)/I(mp) where mp is the pullup transfer function.

The actual calculation uses a more accurate way of obtaining the transistor series resistance as follows:

![Figure 17-9: VIN versus VOUT](image-url)

The first graph below shows VIN versus VOUT and the second graph shows the computed transfer resistances RP and RN as a function of VIN.
The Star-Hspice file used to calculate RP and RN is

```
$ inv_vin_vout.sp sweep inverter vin versus vout, calculate rn and rp

The triple range DC sweep allows coarse grid before and after:

* use dc sweep with 3 ranges; 0-1.5v, 1.6-2.5, 2.6 5
  .dc vin lin 8 0 2.0 lin 20 2.1 2.5 lin 6 2.75 5
$$ rn=\text{par('v(out)/i(x1.mn)')}$$
  .print rn=
  + \text{par('1/lv16(x1.mn)+1/lv17(x1.mn)+abs(lx3(x1.mn)/}
  \text{l}x4(x1.mn)'})
  .print rp=\text{par('(-vcc+v(out))/i(x1.mp)'})
  .param sigma=0 vcc=5
  .global vcc
  vcc vcc 0 vcc
  vin in 0 pw1 0,0 0.2n,5
```
Performing Behavioral Modeling
Calibrating Digital Behavioral Components

.x1 in out inv
.macro inv in out
 mn out in 0 0 nch w=10u l=1u
 mp out in vcc vcc pch w=10u l=1u
 .eom

The tabular listing produced by Star-Hspice is

****** dc transfer curves tnom= 25.000 temp= 25.000
******

<table>
<thead>
<tr>
<th>volt</th>
<th>rn</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>3.312e+14</td>
</tr>
<tr>
<td>285.71429m</td>
<td>317.3503g</td>
</tr>
<tr>
<td>571.42857m</td>
<td>304.0682x</td>
</tr>
<tr>
<td>857.14286m</td>
<td>1.1222x</td>
</tr>
<tr>
<td>1.14286</td>
<td>107.6844k</td>
</tr>
<tr>
<td>1.42857</td>
<td>32.1373k</td>
</tr>
<tr>
<td>1.71429</td>
<td>14.6984k</td>
</tr>
<tr>
<td>2.00000</td>
<td>7.7108k</td>
</tr>
<tr>
<td>2.10000</td>
<td>5.8210k</td>
</tr>
<tr>
<td>2.12105</td>
<td>5.1059k</td>
</tr>
<tr>
<td>2.14211</td>
<td>3.2036k</td>
</tr>
<tr>
<td>2.16316</td>
<td>1.6906k</td>
</tr>
<tr>
<td>2.18421</td>
<td>1.4421k</td>
</tr>
<tr>
<td>2.20526</td>
<td>1.3255k</td>
</tr>
<tr>
<td>2.22632</td>
<td>1.2470k</td>
</tr>
<tr>
<td>2.24737</td>
<td>1.1860k</td>
</tr>
<tr>
<td>2.26842</td>
<td>1.1360k</td>
</tr>
<tr>
<td>2.28947</td>
<td>1.0935k</td>
</tr>
<tr>
<td>2.31053</td>
<td>1.0565k</td>
</tr>
<tr>
<td>2.33158</td>
<td>1.0238k</td>
</tr>
<tr>
<td>2.35263</td>
<td>994.3804</td>
</tr>
<tr>
<td>2.37368</td>
<td>967.7559</td>
</tr>
<tr>
<td>2.39474</td>
<td>943.4266</td>
</tr>
<tr>
<td>2.41579</td>
<td>921.0413</td>
</tr>
<tr>
<td>2.43684</td>
<td>900.3251</td>
</tr>
<tr>
<td>2.45789</td>
<td>881.0585</td>
</tr>
<tr>
<td>2.47895</td>
<td>863.0632</td>
</tr>
<tr>
<td>2.50000</td>
<td>846.1922</td>
</tr>
<tr>
<td>2.75000</td>
<td>701.5119</td>
</tr>
<tr>
<td>3.20000</td>
<td>560.6908</td>
</tr>
<tr>
<td>3.65000</td>
<td>479.8893</td>
</tr>
</tbody>
</table>
Optimizing Behavioral CMOS Inverter Performance

Calibrate behavioral models by running Star-Hspice on the full transistor version of a cell and then optimizing the behavioral model to this data.

Figure 17-11: CMOS Inverter and its Equivalent Circuit

In this example, Star-Hspice simulates the CMOS inverter using the LEVEL 3 MOSFET model. The input and output resistances are obtained by performing a .TF transfer function analysis (.TF V(out) Vin). The transfer function table of the inverter is obtained by performing the .DC analysis sweeping input voltage (.DC Vin 0 5 .1). This table is then used in the PWL element to represent the transfer function of the inverter. The rise and fall time of the inverter in the equivalent circuit is adjusted by a voltage controlled PWL capacitance across the output resistance. The propagation delay is obtained by the delay element across the output rc circuit. The input capacitance is adjusted by using the inverter in a ring circuit.
oscillator. All the adjustment in this example is done using the Star-Hspice optimization analysis. The data file and the results are shown below.

Example

INVB_OP.SP---OPTIMIZATION OF CMOS MACROMODEL INVERTER
.OPTIONS POST PROBE NOMOD METHOD=GEAR
.GLASSAL VCC VCCM
.PARAM VCC=5 ROUT=2.5K CAPIN=.5P
+ TDELAY=OPTINV(1.0N,.5N,3N)
+ CAPL=OPTINV(.2P,.1P,.6P)
+ CAPH=OPTINV(.2P,.1P,.6P)
.TRAN .25N 120NS
+ SWEEP OPTIMIZE=OPTINV RESULTS=RISEX,FALLX,PROPFX,PROPRX
+ MODEL=OPT1
.MODEL OPT1 OPT ITROPT=30 RELIN=1.0E-5 RELOUT=1E-4
.MEAS TRAN PROPFM TRIG V(INM) VAL='.5*VCC' RISE=2
+ TARG V(OUTM) VAL='.5*VCC' FALL=2
.MEAS TRAN PROPFX TRIG V(IN) VAL='.5*VCC' RISE=2
+ TARG V(OUT) VAL='.5*VCC' FALL=2
+ GOAL='PROPFM' WEIGHT=0.8
.MEAS TRAN PROPRM TRIG V(INM) VAL='.5*VCC' FALL=2
+ TARG V(OUTM) VAL='.5*VCC' RISE=2
.MEAS TRAN PROPRX TRIG V(IN) VAL='.5*VCC' FALL=2
+ TARG V(OUT) VAL='.5*VCC' RISE=2
+ GOAL='PROPRM' WEIGHT=0.8
.MEAS TRAN FALLM TRIG V(OUTM) VAL='.9*VCC' FALL=2
+ TARG V(OUT) VAL='.1*VCC' FALL=2
.MEAS TRAN FALLX TRIG V(OUT) VAL='.9*VCC' FALL=2
+ TARG V(OUT) VAL='.1*VCC' FALL=2
+ GOAL='FALLM'
.MEAS TRAN RISEM TRIG V(OUTM) VAL='.1*VCC' RISE=2
+ TARG V(OUT) VAL='.9*VCC' RISE=2
.MEAS TRAN RISEX TRIG V(OUT) VAL='.1*VCC' RISE=2
+ TARG V(OUT) VAL='.9*VCC' RISE=2
+ GOAL='RISEM'
.TRAN 0.5N 120NS
.PROBE V(out) V(outm)
VC VCC 0 VCC
VCCM VCCM 0 VCC
XI IN OUT INV
XIM INM OUTM INV
VIN IN GND PULSE(0,2 1N,5N,5N 20N,50N)
VINM INM GND PULSE(0,2 1N,5N,5N 20N,50N)
Subcircuit Definition

.SUBCKT INV IN OUT
RIN IN 0 1E12
CIN IN 0 CAPIN
ET 1 0 PWL(1) IN 0
+ 1.00000 5.0
+ 1.50000 4.93
+ 2.00000 4.72
+ 2.40000 4.21
+ 2.50000 3.77
+ 2.60000 0.90
+ 2.70000 0.65
+ 3.00000 0.30
+ 3.50000 0.092
+ 4.00000 0.006
+ 4.60000 0.
RT 1 0 1K
GD 0 OUT DELAY 1 0 TD=TDELAY SCALE='1/ROUT'
GCOUT OUT 0 VCCAP PWL(1) IN 0 1V,CAPL 2V,CAPH
ROUT OUT 0 ROUT
.ENDS

Inverter Using Model

.SUBCKT INVM IN OUT
XP1 OUT IN VCCM VCCM MP
XN1 OUT IN GND GND MN
.ENDS

.MODEL N NMOS LEVEL=3 TOX=850E-10 LD=.85U NSUB=2E16 VTO=1
+ GAMMA=1.4 PHI=.9 UO=823 VMAX=2.7E5 XJ=0.9U KAPPA=1.6
+ ETA=.1 THETA=.18 NFS=1.6E11 RSH=25 CJ=1.85E-4 MJ=.42 PB=.7
+ CJSW=6.2E-10 MJSW=.34 CGSO=5.3E-10 CGDO=5.3E-10
+ CGBO=1.75E-9

.MODEL P PMOS LEVEL=3 TOX=850E-10 LD=.6U
+ NSUB=1.4E16 VTO=-.86 GAMMA=.65 PHI=.76 UO=266
+ VMAX=.8E5 XJ=0.7U KAPPA=4 ETA=.25 THETA=.08 NFS=2.3E11
+ RSH=85 CJ=1.78E-4 MJ=.4 PB=.6 CJSW=5E-10 MJSW=.22
+ CGSO=5.3E-10 CGDO=5.3E-10 CGBO=.98E-9

SUBCKT MP 1 2 3 4
M1 1 2 3 4 P W=45U L=5U AD=615P AS=615P
+ PD=65U PS=65U NRD=.4 NRS=.4
Performing Behavioral Modeling

Optimizing Results

RESULT
RESIDUAL SUM OF SQUARES = 4.589123E-03
NORM OF THE GRADIENT = 1.155285E-04
MARQUARDT SCALING PARAMETER = 130.602
NO. OF FUNCTION EVALUATIONS = 51
NO. OF ITERATIONS = 15
OPTIMIZATION COMPLETED
MEASURED RESULTS < RELOUT= 1.0000E-04 ON LAST ITERATIONS

Optimized Parameters OPTINV

<table>
<thead>
<tr>
<th>PARAM</th>
<th>VALUE</th>
<th>%NORM-SEN</th>
<th>%CHANGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDELAY</td>
<td>1.3251N</td>
<td>37.6164</td>
<td>-48.6429U</td>
</tr>
<tr>
<td>CAPL</td>
<td>390.2613F</td>
<td>37.2396</td>
<td>62.596U</td>
</tr>
<tr>
<td>CAPH</td>
<td>364.2716F</td>
<td>25.1440</td>
<td>62.1922U</td>
</tr>
</tbody>
</table>

Optimize Results Measure Names and Values

<table>
<thead>
<tr>
<th>MEASURE</th>
<th>VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>RISEX</td>
<td>2.7018N</td>
</tr>
<tr>
<td>FALLX</td>
<td>2.5388N</td>
</tr>
<tr>
<td>PROPFX</td>
<td>2.0738N</td>
</tr>
<tr>
<td>PROPRX</td>
<td>2.1107N</td>
</tr>
</tbody>
</table>
Optimizing Behavioral Ring Oscillator Performance

To optimize behavioral ring oscillator performance, review the examples in this section.

Example Five-Stage Ring Oscillator

RING5BM.SPA-5 STAGE RING OSCILLATOR--MACROMODEL CMOS INVERTER

.ic  v(in)=5  v(out1)=0  v(out2)=5  v(out3)=0
.ic  v(inm)=5  v(out1m)=0  v(out2m)=5  v(out3m)=0
.global  vccm
.options  nomod  post=2  probe  method=gear  delmax=0.5n
.param  vcc=5  $  capin=0.92137p
.param  tdelay=1.32n  capl=390.26f  caph=364.27f  rout=2.5k
+ capin=optosc(0.8p,0.1p,1.0p)
.tran  1ns  150ns  uic
+ sweep optimize=optosc  results=periodx  model=opt1
.model  opt1  opt  relin=1e-5  relout=1e-4  difsize=.02  itropt=25
.meas  tran  periodm  trig  v(out3m)  val='0.8*vcc'  rise=2
+ targ  v(out3m)  val='0.8*vcc'  rise=3
.meas  tran  periodx  trig  v(out3)  val='0.8*vcc'  rise=2
+ targ  v(out3)  val='0.8*vcc'  rise=3
Performing Behavioral Modeling  
Calibrating Digital Behavioral Components

+                   GOAL='PERIODM'
.TRAN 1NS 150NS UIC
.PROBE V(OUT3) V(OUT3M)
X1 IN OUT1 INV
X2 OUT1 OUT2 INV
X3 OUT2 OUT3 INV
X4 OUT3 OUT4 INV
X5 OUT4 IN INV
CL IN 0 1P
VCCM VCCM 0 VCC
X1M INM OUT1M INVM
X2M OUT1M OUT2M INVM
X3M OUT2M OUT3M INVM
X4M OUT3M OUT4M INVM
X5M OUT4M INM INVM
CLM INM 0 1P
*Subcircuit definitions given in the previous example are not repeated here.
.END

Result
Optimization Results
  RESIDUAL SUM OF SQUARES = 4.704516E-10
  NORM OF THE GRADIENT = 2.887249E-04
  MARQUARDT SCALING PARAMETER = 32.0000
  NO. OF FUNCTION EVALUATIONS = 52
  NO. OF ITERATIONS = 20
  OPTIMIZATION COMPLETED
  MEASURED RESULTS < RELOUT= 1.0000E-04 ON LAST ITERATIONS

**** OPTIMIZED PARAMETERS OPTOSC
* %NORM-SEN %CHANGE
.PARAM CAPIN = 921.4155F $ 100.0000 8.5740U

*** OPTIMIZE RESULTS MEASURE NAMES AND VALUES
* PERIODX = 40.3180N

Figure 17-13: Ring Oscillator Response
Using Analog Behavioral Elements

The following components are examples of analog behavioral building blocks. Each demonstrates a basic Star-Hspice feature:

- **integrator** ideal op-amp E Element source
- **differentiator** ideal op-amp E Element source
- **ideal transformer** ideal transformer E Element source
- **tunnel diode** lookup table G Element source
- **silicon-controlled rectifier** lookup table H Element source
- **triode vacuum tube** algebraic G Element source
- **AM modulator** algebraic G Element source
- **data sampler** algebraic E Element source

**Behavioral Integrator**

The integrator circuit is modelled by an ideal op-amp and uses a VCVS to adjust the output voltage. The output of integrator is given by:

\[ V_{out} = -\frac{gain}{R_i \cdot C_i} \int_0^t V_{in} \cdot dt + V_{out}(0) \]

**Figure 17-14: Integrator Circuit**

![Integrator Circuit Diagram]
Example
Ineg.sp integrator circuit

Control and Options
.TRAN 1n 20n
.OPTIONS POST PROBE DELMAX =.1n
.PROBE Vin=V(in) Vout=V(out)

Subcircuit Definition
.SUBCKT integ in out gain=-1 rval=1k cval=1p
EOP out1 0 OPAMP in- 0
Ri in in- rval
Ci in- out1 cval
Egain out 0 out1 0 gain
Rout out 0 1e12
.ENDS

Circuit
Xint in out integ gain=-0.4
Vin in 0 PWL(0,0 5n,5v 15n,-5v 20n,0)
.END
Behavioral Differentiator

A differentiator is modelled by an ideal op-amp and a VCVS for adjusting the magnitude and polarity of the output. The differentiator response is given by:

\[ V_{out} = -\text{gain} \cdot R_d \cdot C_d \cdot \frac{d}{dt}V_{in} \]

For a high-frequency signal, the output of a differentiator can have overshoot at the edges. You can smooth this out using a simple RC filter.
**Figure 17-16: Differentiator Circuit**

![Differentiator Circuit Diagram]

**Example**

`Diff.sp  differentiator circuit`

* V(out)=Rval * Cval * gain * (dV(in)/dt)

**Control and Options**

`.TRAN 1n 20n`

`.PROBE Vin=V(in)  Vout=V(out)`

`.OPTIONS PROBE POST`

**Differentiator Subcircuit Definition**

`.SUBCKT diff in out  gain=-1 rval=1k cval=1pf`

EOP  out1  0  OPAMP  in-  0

Cd in  in-  cval

Rd in-  out1 rval

Egain out2  0  out1  0  gain

Rout out2  0  le12

*rc filter to smooth the output

R out2  75

C out  0  1pf

.ENDS

**Circuit**

`Xdiff in out  diff  rval=5k`

`Vin in  0  PWL(0,0 5n,5v 15n,-5v 20n,0)`

.END
Figure 17-17: Response Of a Differentiator to a Triangle Waveform

Ideal Transformer

The following example uses the ideal transformer to convert 8 ohms impedance of a loudspeaker to 800 ohms impedance, which is a proper load value for a power amplifier, $R_{in} = n^2 \cdot R_L$.

MATCHING IMPEDANCE BY USING IDEAL TRANSFORMER
E OUT 0 TRANSFORMER IN 0 10
RL OUT 0 8
VIN IN 0 1
.OP
.END
**Behavioral Tunnel Diode**

In the following example, a tunnel diode is modeled by a PWL VCCS. The current characteristics are obtained for two DELTA values (50 µv and 10 µv). The IV characteristics corresponding to DELTA=10 µv have sharper corners. The derivative of current with respect to voltage (GD) is also displayed. The GD value around breakpoints changes in a linear fashion.

**Example**

```
tunnel.sp-- modeling tunnel diode characteristic by pwl vccs
*pwl function is tested for two different delta values. The
*smaller delta will create the sharper corners.
.options post=2
vin 1 0 pvd
.dc pvd 0 550m 5m sweep delta poi 2 50mv 5mv
.probe dc id=lx0(g) gd=lx2(g)
g 1 0 pwl(1) 1 0 delta=delta
+ -50mv,-5ma 50mv,5ma 200mv,1ma 400mv,.05ma
+ 500mv,2ma 600mv,15ma
.end
```
Behavioral Silicon Controlled Rectifier (SCR)

The silicon controlled rectifier (SCR) characteristic can be easily modeled using a PWL CCVS because there is a unique voltage value for any current value.

Example

pw16.sp--- modeling SCR by pwl ccvs
*The silicon controlled rectifier (SCR) characteristic
*is modelled by a piecewise linear current controlled
*voltage source (PWL_CCVS), because for any current value
*there is a unique voltage value.
*
*use iscr as y-axis and v(1) as x-axis
*
.options post=2
iscr 0 2 0
vdum 2 1 0
Using Analog Behavioral Elements

Performing Behavioral Modeling

Figure 17-20: Silicon Controlled Rectifier

Behavioral Triode Vacuum Tube Subcircuit

The following example shows how to include the behavioral elements in a subcircuit to give very good triode tube action. The basic power law equation (current source $gt$) is modified by the voltage source $ea$ to give better response in saturation.

Example

triode.sp triode model family of curves using behavioral elements
Performing Behavioral Modeling Using Analog Behavioral Elements

Control and Options
.options post acct
.dc va 20v 60v 1v vg 1v 10v 1v
.probe ianode=i(xt.ra) v(anode) v(grid) eqn=lv6(xt.gt)
.print v(xt.int_anode) v(xt.i_anode) inode=i(xt.ra)
eqn=lv6(xt.gt)

Circuit
vg grid 0 1v
va anode 0 20v
vc cathode 0 0v
xt anode grid cathode triode

Subcircuit Definition
.subckt triode anode grid cathode
* 5 ohm anode resistance
* ea creates saturation region conductance
ra anode i_anode 5
ea int_anode cathode pw1(1) i_anode cathode delta=.01
+ 20,0 27,.85 28,.95 29,.99 30,1 130,1.2
gt i_anode cathode
+ cur='20m*v(int_anode,cathode)*pwr(max(v(grid,cathode),0),1.5)'
cga grid i_anode 30p
cgc grid cathode 20p
cac i_anode cathode 5p
.ends
*
.end
Behavioral Amplitude Modulator

This example uses a G Element as an amplitude modulator with pulse waveform carrier.

Example

amp_mod.sp amplitude modulator with pulse waveform carrier
.OPTIONS POST
.TRAN .05m 40m
.PROBE V(1) V(2) V(3)
Vs 1 0 SIN(0,1,100)
Vc 2 0 PULSE(1,-1,0,1n,1n,.5m,1m)
Rs 1 0 1+
Rc 2 0 1
G 0 3 CUR=’(1+.5*V(1))*V(2)’
Re 3 0 1
.END
Behavioral Data Sampler

A behavioral data sample follows.

Example

```
sampling.sp sampling a sine wave.
.OPTIONS POST
.TRAN .05m 40m
.PROBE V(1) V(2) V(3)
Vc 1 0 SIN(0,5,100)
Vs 2 0 PULSE(0,1,0,1n,1n,.5m,1m)
Rc 1 0 1
Rs 2 0 1
E 3 0 VOL='V(1)*V(2)'
Re 3 0 1
.END
```
Figure 17-23: Sampled Data
Using Op-Amps, Comparators, and Oscillators

This section describes the benefits of using Star-Hspice’s op-amps, comparators, and oscillators when performing simulation.

Star-Hspice Op-Amp Model Generator

Star-Hspice uses the model generator for the automatic design and simulation of both board level and IC op-amp designs. You can take the existing electrical specifications for a standard industrial operational amplifier, enter the specifications in the op-amp model statement, and Star-Hspice automatically generates the internal components of the op-amp to meet the specifications. You can then call the design from a library for a board level simulation.

The Star-Hspice op-amp model is a subcircuit that is about 20 times faster to simulate than an actual transistor level op-amp. You can adjust the AC gain and phase to within 20 percent of the actual measured values and set the transient slew rates accurately. This model does not contain high order frequency response poles and zeros and may significantly differ from actual amplifiers in predicting high frequency instabilities. Normal amplifier characteristics, including input offsets, small signal gain, and transient effects are represented in this model.

The op-amp subcircuit generator consists of two parts, a model and one or more elements. Each element is in the form of a subcircuit call. The model generates an output file of the op-amp equivalent circuit for collection in libraries. The file name is the name of the model (mname) with an .inc extension.

Once the output file is generated, other Star-Hspice input files may reference this subcircuit using a .SUBCKT call to the model name. The .SUBCKT call automatically searches the present directory for the file, then the directories specified in any .OPTION SEARCH = ‘directory_path_name’, and finally the directory where the DDL (Discrete Device Library) is located.

The amplifier element references the amplifier model.
Using Op-Amps, Comparators, and Oscillators

Performing Behavioral Modeling

Convergence

If DC convergence problems are encountered with op-amp models created by the model generator, use the .IC or .NODESET statement to set the input nodes to the voltage halfway between the VCC and VEE. This balances the input nodes and stabilizes the model.

Op-Amp Element Statement Format

COMP=0 (internal compensation)

The syntax is:
\texttt{xal in- in+ out vcc vee modelname AV=val}

COMP=1 (external compensation)

The syntax is:
\texttt{xal in- in+ out comp1 comp2 vcc vee modelname AV=val}

\texttt{in-} the inverting input
\texttt{in+} the noninverting input
\texttt{out} the output, single ended
\texttt{vcc} the positive supply
\texttt{vee} the negative supply
\texttt{modelname} the subcircuit reference name

Op-Amp .MODEL Statement Format

The syntax is:
\texttt{.MODEL mname AMP parameter=value ...}

\texttt{mname} model name. Elements reference the model by this name.
\texttt{AMP} identifies an amplifier model
\texttt{parameter} any model parameter described below
Performing Behavioral Modeling Using Op-Amps, Comparators, and Oscillators

value
value assigned to a parameter

Example

X0 IN- IN0 OUT0 VCC VEE ALM124
.SMODEL ALM124 AMP
+ C2= 30.00P SRPOS= .5MEG SRNEG= .5MEG
+ IB= 45N IBOS= 3N VOS= 4M
+ FREQ= 1MEG DELPHS= 25 CMRR= 85
+ ROUT= 50 AV= 100K ISC= 40M
+ VOPOS= 14.5 VONEG= -14.5 PWR= 142M
+ VCC= 16 VEE= -16 TEMP= 25.00
+ PSRR= 100 DIS= 8.00E-16 JIS= 8.00E-16

Op-Amp Model Parameters

The model parameters for op-amps are shown below. The defaults for these parameters depend on the DEF parameter setting. Defaults for each of the three DEF settings are shown in the following table.

<table>
<thead>
<tr>
<th>Names (Alias)</th>
<th>Units</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AV (AVD)</td>
<td>volt/volt</td>
<td></td>
<td>Amplifier gain in volts out per volt in. It is the DC ratio of the voltage in to the voltage out. Typical gains are from 25k to 250k. If the frequency comes out too low, try increasing the negative and positive slew rates or decreasing DELPHS.</td>
</tr>
<tr>
<td>AV1K</td>
<td>volt/volt</td>
<td></td>
<td>Amplifier gain at 1 kilohertz. This is a convenient method of estimating the unity gain bandwidth. The gain can be expressed in actual voltage gain or in dB. Decibel is now a standard unit conversion for Star-Hspice. If AV1K is set, then FREQ is ignored. A typical value for AV1K is AV1K=(unity gain freq)/1000.</td>
</tr>
</tbody>
</table>
Using Op-Amps, Comparators, and Oscillators
Performing Behavioral Modeling

<table>
<thead>
<tr>
<th>Names (Alias)</th>
<th>Units</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C2</td>
<td>farad</td>
<td></td>
<td>Internal feedback compensation capacitance. If the amplifier is internally compensated and no capacitance value is given, assume 30 pF. If the gain is high (above 500k), the internal compensation capacitor is probably different (typically 10 pF). If the amplifier is externally compensated, (COMP=1) set C2 to about 0.5 pF as the residual internal capacitance.</td>
</tr>
<tr>
<td>CMRR</td>
<td>volt/</td>
<td></td>
<td>Common mode rejection ratio. This is usually between 80 and 110 dB. This can be entered as 100 dB or as 100000.</td>
</tr>
<tr>
<td>COMP</td>
<td></td>
<td></td>
<td>Compensation level selector. This modifies the number of nodes in the equivalent to include external compensation nodes if set to one. See C2 for external compensation settings. COMP=0 internal compensation (Default) COMP=1 external compensation</td>
</tr>
<tr>
<td>DEF</td>
<td></td>
<td></td>
<td>Default model selector. Allows choice of three default settings. 0= generic (0.6 MHz bandwidth) (Default) 1= ua741 (1.2 MHz bandwidth) 2= mc4560 (3 MHz bandwidth)</td>
</tr>
<tr>
<td>Names (Alias)</td>
<td>Units</td>
<td>Default</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>-------</td>
<td>---------</td>
<td>-------------</td>
</tr>
<tr>
<td>DELPHS</td>
<td>deg</td>
<td></td>
<td>Excess phase at the unity gain frequency. Also called the phase margin. DELPHS is measured in degrees. Typical excess phases range from 5° to 50°. To determine DELPHS, subtract the phase at unity gain from 90°; this gives the phase margin. Use the same chart as used for the FREQ determination above. DELPHS interacts with FREQ (or AV1K). Values of DELPHS tend to lower the unity gain bandwidth, particularly values greater than 20°. The model does not have enough poles to always give correct phase and frequency response. It is usually best to pick the DELPHS closest to measured value that does not reduce unity gain bandwidth more than 20%.</td>
</tr>
<tr>
<td>DIS</td>
<td>amp</td>
<td>1e-16</td>
<td>Diode and BJT saturation current</td>
</tr>
<tr>
<td>FREQ (GBW,BW)</td>
<td>Hz</td>
<td></td>
<td>Unity gain frequency. Measured in hertz and typical frequencies range from 100 kHz to 3 MHz. If not specified, measure open loop frequency response at 0 dB voltage gain and the actual compensation capacitance. Typical compensation is 30 pF and single pole compensation configuration. If AV1K is greater than zero, the unity gain frequency is calculated from AV1K and FREQ is ignored.</td>
</tr>
<tr>
<td>IB</td>
<td>amp</td>
<td></td>
<td>Input bias current. The amount of current required to bias the input differential transistors. This is generally a fundamental electrical characteristic. Typical values are between 20 and 400 nA.</td>
</tr>
</tbody>
</table>
Using Op-Amps, Comparators, and Oscillators  Performing Behavioral Modeling

IBOS  amp  Input bias offset current, also called input offset current. This is the amount of unbalanced current between the input differential transistors. Generally a fundamental electrical characteristic. Typical values are 10% to 20% of the IB.

ISC  amp  Input short circuit current – not always specified. Typical values are between 5 and 25 mA. ISC can also be determined from output characteristics (current sinking) as the maximum output sink current. ISC and ROUT interact with each other, if ROUT is too large for a given value of ISC, ROUT is automatically reduced.

JIS  amp  JFET saturation current. Default=1e-16 and need not be changed.

LEVIN  Input level type selector. Allows only BJT differential pair creation. LEVIN=1 BJT differential input stage.

LEVOUT  Output level type selector. Allows only single-ended output stage creation. LEVOUT=1 single-ended output stage.

MANU  Manufacturer’s name. This can be added to the model parameter list to identify the source of the model parameters. The name is printed in the final equivalent circuit.

PWR (PD)  watt  Total power dissipation value for the amplifier. This includes the calculated value for the op-amp input differential pair. If high slew rate and very low power is specified a warning is issued and the input differential pair alone gives the power dissipation.
### Performing Behavioral Modeling Using Op-Amps, Comparators, and Oscillators

**RAC (r0ac, roac)** ohm
High frequency output resistance. This typically is about 60% of ROUT. RAC usually ranges between 40 to 70 ohms for op-amps with video drive capabilities.

**ROUT** ohm
Low frequency output resistance. This can be determined using the closed loop output impedance graph. The impedance at about 1kH, using the maximum gain, is close to ROUT. Gains of 1,000 and above show the effective DC impedance, generally in the frequency region between 1k and 10 kHz. Typical values for ROUT are 50 to 100 ohms.

**SRNEG (SRN)** volt
Negative going output slew rate. This is found from the graph of the voltage follower pulse response. This is generally a 4 or 5 volt output change with 10 to 20 volt supplies. Measures the negative going change in voltage and the amount of time for the change.

**SRPOS (SRP)** volt
Positive going output slew rate. This is found from the graph of the voltage follower pulse response. This is generally a 4 or 5 volt output change with 10 to 20 volt supplies. Measures the positive going change in voltage and the amount of time for the change. Typical slew rates are in the range of 70k to 700k.

**TEMP** °C
Temperature in degrees Celsius. This usually is set to the temperature at which the model parameters were measured, which typically is 25 °C.

**VCC** volt
Positive power supply reference voltage for VOPOS. The amplifier VOPOS was measured with respect to VCC.

<table>
<thead>
<tr>
<th>Names (Alias)</th>
<th>Units</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAC (r0ac, roac)</td>
<td>ohm</td>
<td>High frequency output resistance. This typically is about 60% of ROUT. RAC usually ranges between 40 to 70 ohms for op-amps with video drive capabilities.</td>
<td></td>
</tr>
<tr>
<td>ROUT</td>
<td>ohm</td>
<td>Low frequency output resistance. This can be determined using the closed loop output impedance graph. The impedance at about 1kH, using the maximum gain, is close to ROUT. Gains of 1,000 and above show the effective DC impedance, generally in the frequency region between 1k and 10 kHz. Typical values for ROUT are 50 to 100 ohms.</td>
<td></td>
</tr>
<tr>
<td>SRNEG (SRN)</td>
<td>volt</td>
<td>Negative going output slew rate. This is found from the graph of the voltage follower pulse response. This is generally a 4 or 5 volt output change with 10 to 20 volt supplies. Measures the negative going change in voltage and the amount of time for the change.</td>
<td></td>
</tr>
<tr>
<td>SRPOS (SRP)</td>
<td>volt</td>
<td>Positive going output slew rate. This is found from the graph of the voltage follower pulse response. This is generally a 4 or 5 volt output change with 10 to 20 volt supplies. Measures the positive going change in voltage and the amount of time for the change. Typical slew rates are in the range of 70k to 700k.</td>
<td></td>
</tr>
<tr>
<td>TEMP</td>
<td>°C</td>
<td>Temperature in degrees Celsius. This usually is set to the temperature at which the model parameters were measured, which typically is 25 °C.</td>
<td></td>
</tr>
<tr>
<td>VCC</td>
<td>volt</td>
<td>Positive power supply reference voltage for VOPOS. The amplifier VOPOS was measured with respect to VCC.</td>
<td></td>
</tr>
</tbody>
</table>
Using Op-Amps, Comparators, and Oscillators

Performing Behavioral Modeling

Op-Amp Model Parameter Defaults

<table>
<thead>
<tr>
<th>Names (Alias)</th>
<th>Units</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEE</td>
<td>volt</td>
<td></td>
<td>Negative power supply voltage. The amplifier VONEG was measured with respect to VCC.</td>
</tr>
<tr>
<td>VONEG (VON)</td>
<td>volt</td>
<td></td>
<td>Maximum negative output voltage. This is less than VEE (the negative power-supply voltage) by the internal voltage drop.</td>
</tr>
<tr>
<td>VOPOS (VOP)</td>
<td>volt</td>
<td></td>
<td>Maximum positive output voltage. This is less than VCC, the positive power supply voltage, by the internal voltage drop.</td>
</tr>
<tr>
<td>VOS</td>
<td>volt</td>
<td></td>
<td>Input offset voltage. This is the voltage required between the input differential transistors to zero the output voltage. This is generally a fundamental electrical characteristic. Typical values for bipolar amplifiers are in the range 0.1 mV to 10 mV. VOS is measured in volts. VOS can cause a failure to converge for some amplifiers. If this occurs, try setting VOS to 0 or use the initial conditions described above for convergence.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Defaults</th>
</tr>
</thead>
<tbody>
<tr>
<td>AV</td>
<td>Amplifier voltage gain</td>
<td>DEF=0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>160k</td>
</tr>
<tr>
<td>AV1K</td>
<td>Amplifier voltage gain at 1 kHz</td>
<td>-</td>
</tr>
<tr>
<td>C2</td>
<td>Feedback capacitance</td>
<td>30 p</td>
</tr>
<tr>
<td>CMRR</td>
<td>Common mode rejection ratio</td>
<td>96 db 63.1k</td>
</tr>
<tr>
<td>COMP</td>
<td>Compensation level selector</td>
<td>0</td>
</tr>
<tr>
<td>Parameter</td>
<td>Description</td>
<td>Defaults</td>
</tr>
<tr>
<td>-----------</td>
<td>----------------------------------</td>
<td>----------</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DEF=0</td>
</tr>
<tr>
<td>DEF</td>
<td>Default level selector</td>
<td>0</td>
</tr>
<tr>
<td>DELPHS</td>
<td>Delta phase at unity gain</td>
<td>25°</td>
</tr>
<tr>
<td>DIS</td>
<td>Diode saturation current</td>
<td>8e-16</td>
</tr>
<tr>
<td>FREQ</td>
<td>Unity gain frequency</td>
<td>600 k</td>
</tr>
<tr>
<td>IB</td>
<td>Input bias current</td>
<td>30 n</td>
</tr>
<tr>
<td>IBOS</td>
<td>Input bias offset current</td>
<td>1.5 n</td>
</tr>
<tr>
<td>ISC</td>
<td>Output short circuit current</td>
<td>25 mA</td>
</tr>
<tr>
<td>LEVIN</td>
<td>Input circuit level selector</td>
<td>1</td>
</tr>
<tr>
<td>LEVOUT</td>
<td>Output circuit level selector</td>
<td>1</td>
</tr>
<tr>
<td>MANU</td>
<td>Manufacturer’s name</td>
<td>-</td>
</tr>
<tr>
<td>PWR</td>
<td>Power dissipation</td>
<td>72 mW</td>
</tr>
<tr>
<td>RAC</td>
<td>AC output resistance</td>
<td>0</td>
</tr>
<tr>
<td>ROUT</td>
<td>DC output resistance</td>
<td>200</td>
</tr>
<tr>
<td>SRPOS</td>
<td>Positive output slew rate</td>
<td>450 k</td>
</tr>
<tr>
<td>SRNEG</td>
<td>Negative output slew rate</td>
<td>450 k</td>
</tr>
<tr>
<td>TEMP</td>
<td>Temperature of model</td>
<td>25 deg</td>
</tr>
<tr>
<td>VCC</td>
<td>Positive supply voltage for VOPOS</td>
<td>20</td>
</tr>
<tr>
<td>VEE</td>
<td>Negative supply voltage for VONEG</td>
<td>-20</td>
</tr>
<tr>
<td>VONEG</td>
<td>Maximum negative output</td>
<td>-14</td>
</tr>
<tr>
<td>VOPOS</td>
<td>Maximum positive output</td>
<td>14</td>
</tr>
<tr>
<td>VOS</td>
<td>Input offset voltage</td>
<td>0</td>
</tr>
</tbody>
</table>
Op-Amp Subcircuit Example

AUTOSTOP Option

This example uses the .OPTION AUTOSTOP option to shorten simulation time. Once Star-Hspice makes the measurements specified by the .MEASURE statement, the associated transient analysis and AC analysis stops whether or not the full sweep range for each has been covered.

AC Resistance

AC=10000G parameter in the Rfeed element statement installs a 10000 GΩ feedback resistor for the AC analysis in place of the 10 kΩ feedback resistor – used in the DC operating point and transient analysis – which is open-circuited for the AC measurements.

Simulation Results

The simulation results give the DC operating point analysis for an input voltage of 0 v and power supply voltages of 15v. The DC offset voltage is 3.3021 mv, which is less than that specified for the original vos specification in the op-amp .MODEL statement. The unity gain frequency is given as 907.885 kHz, which is within 10% of the 1 MHz specified in the .MODEL statement with the parameter FREQ. The required time rate for a 1 volt change in the output (from the .MEASURE statement) is 2.3 µs (from the SRPOS simulation result listing) providing a slew rate of 0.434 Mv/s. This compares to within about 12% of the 0.5 Mv/s given by the SRPOS parameter in the .MODEL statement. The negative slew rate is almost exactly 0.5 Mv/s, which is within 1% of the slew rate specified in the .MODEL statement.

Example

```bash
$$ FILE  ALM124.SP
.OPTION NOMOD AUTOSTOP SEARCH=' '
.OP VOL
.AC DEC 10 1HZ 10MEGHZ
.MODEL PLOTDB PLOT XSCAL=2 YSCAL=3
.MODEL PLOTLOGX PLOT XSCAL=2
```

Performing Behavioral Modeling Using Op-Amps, Comparators, and Oscillators


```
.GRAPH AC MODEL=PLOTDB VM(OUT0)
.GRAPH AC MODEL=PLOTLOGX VP(OUT0)
.TRAN 1U 40US 5US .15MS
.GRAPH V(IN) V(OUT0)
.MEASURE TRAN 'SRPOS' TRIG V(OUT0) VAL=2V RISE=1 + TARG V(OUT0) VAL=3V RISE=1
.MEASURE TRAN 'SRNEG' TRIG V(OUT0) VAL=-2V FALL=1 + TARG V(OUT0) VAL=-3V FALL=1
.MEASURE AC 'UNITFREQ' TRIG AT=1 + TARG VDB(OUT0) VAL=0 FALL=1
.MEASURE AC 'PHASEMARGIN' FIND VP(OUT0) + WHEN VDB(OUT0)=0
.MEASURE AC 'GAIN(DB)' MAX VDB(OUT0)
.MEASURE AC 'GAIN(MAG)' MAX VM(OUT0)
VCC VCC GND +15V
VEE VEE GND -15V
VIN IN GND AC=1 PWL 0US 0V 1US 0V 1.1US +10V 15US +10V + 15.2US -10V 100US -10V
.MODEL ALM124 AMP
+ C2= 30.00P SRPOS= .5MEG SRNEG= .5MEG
+ IB= 45N IBOS= 3N VOS= 4M
+ FREQ= 1MEG DELPHS= 25 CMRR= 85
+ ROUT= 50 AV= 100K ISC= 40M
+ VOPOS= 14.5 VONEG= -14.5 PWR= 142M
+ VCC= 16 VEE= -16 TEMP= 25.00
+ PSRR= 100 DIS= 8.00E-16 JIS= 8.00E-16
*

Unity Gain Resistor Divider Mode
*
Rfeed OUT0 IN- 10K AC=10000G
RIN IN IN- 10K
RIN+ IN+ GND 10K
X0 IN- IN+ OUT0 VCC VEE ALM124
ROUT0 OUT0 GND 2K
COUT0 OUT0 GND 100P
.END
***** OPERATING POINT STATUS IS VOLTAGE SIMULATION TIME IS 0.
```
Using Op-Amps, Comparators, and Oscillators

Performing Behavioral Modeling

\[ \text{NODE} = \text{VOLTAGE}\]
\[ + 0:IN = 0.0 \quad 0:IN+ = -433.4007U \quad 0:IN- = 3.3021M \]
\[ + 0:OUT0 = 7.0678M \quad 0:VCC = 15.0000 \quad 0:VEE = -15.0000 \]

unitfreq = 907.855K \quad TARG = 907.856K \quad TRIG = 1.000

PHASEMARGIN = 66.403

gain(db) = 99.663 \quad AT = 1.000

FROM = 1.000 \quad TO = 10.000X

gain(mag) = 96.192K \quad AT = 1.000

FROM = 1.000 \quad TO = 10.000X

srpos = 2.030U \quad TARG = 35.471U \quad TRIG = 33.442U

srneg = 1.990U \quad TARG = 7.064U \quad TRIG = 5.074U

741 Op-Amp from Controlled Sources

The \( \mu \)A741 op-amp is modeled by PWL controlled sources. The output is limited to \( \pm 15 \) volts by a piecewise linear CCVS (source “h”).

**Figure 17-24: Op-Amp Circuit**

\[ I(g) = F(Vin+ - Vin-) \]
\[ e = V(out1) \]
\[ eo = V(out2) \]
\[ V(out) = F(I(h)) \]

Example

```
Op_amp.sp --- operational amplifier
*
.options post=2
.tran .001ms 2ms
```

Performing Behavioral Modeling Using Op-Amps, Comparators, and Oscillators

.ac dec 10 .1hz 10me`
*.graph tran vout=v(output)
*.graph tran vin=v(input)
*.graph ac model=grap voutdb=vdb(output)
*.graph ac model=grap vphase=vp(output)
.probe tran vout=v(output) vin=v(input)
.probe ac voutdb=vdb(output) vphase=vp(output)
.model grap plot xscal=2

Main Circuit
xamp input 0 output opamp
vin input 0 sin(0,1m,1k) ac 1
* subcircuit definitions
* input subckt
  .subckt opin in+ in- out
  rin in+ in- 2meg
  rin+ in+ 0 500meg
  rin- in- 0 500meg
  g 0 out pwl(1) in+ in- -68mv,-68ma 68mv,68ma delta=1mv
  c out 0 .136uf
  r out 0 835k
.ends

RC Circuit With Pole At 9 MHz
.subckt oprc in out
e out1 0 in 0 1
r1 out1 out2 168
r2 out2 out3 1.68k
r3 out3 out4 16.8k
r4 out4 out 168k
c1 out2 0 100p
c2 out3 0 10p
c3 out4 0 1p
c4 out 0 .1p
r out 0 1e12
.ends

Output Limiter to 15 v
.subckt opout in out
eo out1 0 in 0 1
ro out1 out 75
vdum out dum 0
h dum 0 pwl(1) vdum delta=.01ma -.1ma,-15v .1ma,15v
.ends
* op-amp subckt
.subckt opamp in+ in- out
xin in+ in- out1 opin
xrc out1 out2 oprc
xout out2 out opout
.ends
.end

Figure 17-25: AC Analysis Response
Inverting Comparator with Hysteresis

An inverting comparator is modelled by a piecewise linear VCVS.

**Figure 17-27: Inverting Comparator with Hysteresis**
Two reference voltages corresponding to volow and vohigh of Ecomp characteristic are:

\[
V_{\text{reflow}} = \frac{\text{Volow} \cdot R_b}{R_b + R_f}
\]

\[
V_{\text{refhigh}} = \frac{\text{Vohigh} \cdot R_b}{R_b + R_f}
\]

When Vin exceeds Vrefhigh, the output Vout goes to Volow. For Vin less than Vreflow, the output goes to Vohigh.

Example

Compar.sp Inverting comparator with hysteresis
.OPTIONS POST PROBE
.PARAM vohigh=5v volow=-2.5v rbval=1k rfval=9k
Ecomp out 0 PWL(1) a b -2u,vohigh 1u,volow
Rb b 0 rbval
Rf b out rfval
Cb b 0 1ff
Vin a 0 PWL(0,-4 1u,4 2u,-4)
.TRAN .1n 2u
.PROBE Vin=V(a) Vab=V(a,b) Vout=V(out)
.END
Performing Behavioral Modeling Using Op-Amps, Comparators, and Oscillators

Figure 17-28: Response of Comparator

Voltage Controlled Oscillator (VCO)

In this example, a one-input NAND functioning as an inverter models a five stage ring oscillator. PWL capacitance is used to switch the load capacitance of this inverter from 1pF to 3 pF. As the simulation results indicate, the oscillation frequency decreases as the load capacitance increases.

Example

```
vco1.sp voltage controlled oscillator using pwl functions
.OPTION POST
.GLOBAL ctrl
.TRAN 1n 100n
.IC V(in)=0 V(out1)=5
.PROBE TRAN V(in) V(out1) V(out2) V(out3) V(out4)
X1 in out1 inv
X2 out1 out2 inv
X3 out2 out3 inv
```
X4 out3 out4 inv
X5 out4 in inv
Vctrl ctrl 0 PWL(0,0 35n,0 40n,5)

Subcircuit Definition
.SUBCKT inv in out rout=1k
* The following G Element is functioning as PWL capacitance.
Gcout out 0 VCCAP PWL(1) ctrl 0 DELTA=.01
+ 4.5 1p
+ 4.6 3p
Rout out 0 rout
Gn 0 out NAND(1) in 0 SCALE='1.0k/rout'
+ 0. 5.00ma
+ 0.25 4.95ma
+ 0.5 4.85ma
+ 1.0 4.75ma
+ 1.5 4.42ma
+ 3.5 1.00ma
+ 4.000 0.50ma
+ 4.5 0.20ma
+ 5.0 0.05ma
.ENDS inv
*
.END
LC Oscillator

The capacitor is initially charged to 5 volts. The value of capacitance is the function of voltage at node 10. The value of capacitance becomes four times higher at time \( t_2 \). The frequency of this LC circuit is given by:

\[
freq = \frac{1}{6.28 \cdot \sqrt{L \cdot C}}
\]

At time \( t_2 \), the frequency must be halved. The amplitude of oscillation depends on the condition of the circuit when the capacitance value changes. The stored energy is:

\[
E = (0.5 \cdot C \cdot V^2) + (0.5 \cdot L \cdot I^2)
\]

\[
E = 0.5 \cdot C \cdot V m^2, I = 0
\]
\[ E = 0.5 \cdot L \cdot I_m^2, V = 0 \]

Assuming at time \( t_2 \), when \( V=0 \), \( C \) changes to \( A \cdot C \), then:

\[ 0.5 \cdot L \cdot I_m^2 = 0.5 \cdot V_m^2 = 0.5 \cdot (A \cdot C) \cdot V_m^2 \]

and from the above equation:

\[ V_m' = \frac{V_m}{\sqrt{A}} \]

\[ Q_m' = \sqrt{A} \cdot V_m \]

The second condition to consider is when \( V=V_{in} \), \( C \) changes to \( A \cdot C \). In this case:

\[ Q_m = Q_m' \]

\[ C \cdot V_m = A \cdot C \cdot V_m' \]

\[ V_m' = \frac{V_m}{A} \]

Therefore, the voltage amplitude is modified between \( V_m/\sqrt{A} \) and \( V_m/A \) depending on the circuit condition at the switching time. This example tests the CTYPE 0 and 1 results. The result for CTYPE=1 must be correct because capacitance is a function of voltage at node 10, not a function of the voltage across the capacitor itself.

**Example**

calg2.sp voltage variable capacitance

* .OPTION POST
  .IC v(1)=5 v(2)=5
  C1 1 0 C='1e-9*v(10)' CTYPE=1
  L1 1 0 1m
C2 2 0 C='1e-9*V(10)' CTY=0
L2 2 0 1m
V10 10 0 PWL(0sec,1v t1,1v t2,4v)
R10 10 0 1

.TRAN .1u 60u UIC SWEEP DATA=par
.MEAS TRAN period1 TRIG V(1) VAL=0 RISE=1
+ TARG V(1) VAL=0 RISE=2
.MEAS TRAN period2 TRIG V(1) VAL=0 RISE=5
+ TARG V(1) VAL=0 RISE=6
.PROBE TRAN V(1) q1=LX0(C1)
.PROBE TRAN V(2) q2=LX0(C2)

DATA par t1 t2
15.65us 15.80us
17.30us 17.45us

.ENDDATA
.END
Figure 17-30: Correct Result Corresponding to CTTYPE=1
Figure 17-31: Incorrect Result Corresponding to CTYPE=0
Using a Phase Locked Loop Design

Phase Detector Using Multi-Input NAND Gates

This circuit uses the behavioral elements to implement inverters, 2, 3, and 4 input NAND gates.

Figure 17-32: Circuit Schematic of Phase Detector

Example

```
pdb.sp phase detector using behavioral nand gates.
.option post=2
.tran .25n 50ns
*.graph tran v(r) v(v) v(u1)
*.graph tran v(r) v(v) v(u2) $ v(d2)
.probe tran v(r) v(v) v(u1)
.probe tran v(r) v(v) v(u2) $ v(d2)
xnr r u1 nr nand2 capout=.1p
xq1 nr q2 q1 nand2 capout=.1p
xq2 q1 n4 q2 nand2
```
Performing Behavioral Modeling Using a Phase Locked Loop Design

xq3 q4 n4 q3 nand2
xq4 q3 nv q4 nand2
xnv v d1 nv nand2
xul nr q1 n4 u1 nand3
xd1 nv q4 n4 d1 nand3
xvn v vn inv
xu2 vn r u2 nand2
xd2 r v d2 nand2
xn4 nr q1 q4 nv n4 nand4
*
  waveform vv lags waveform vr
vr r 0 pulse(0,5,0n,1n,1n,15n,30n)
vv v 0 pulse(0,5,5n,1n,1n,15n,30n)
*
  waveform vr lags waveform vv
*vr r 0 pulse(0,5,5n,1n,1n,15n,30n)
*vv v 0 pulse(0,5,0n,1n,1n,15n,30n)

Subcircuit Definitions
.SUBCKT inv in out capout=.1p
cout out 0 capout
rout out 0 1.0k
gn 0 out nand(1) in 0 scale=1
  + 0 4.90ma
  + 0.25 4.88ma
  + 0.5 4.85ma
  + 1.0 4.75ma
  + 1.5 4.42ma
  + 3.5 1.00ma
  + 4.000 0.50ma
  + 4.5 0.2ma
  + 5.0 0.1ma
.ENDS inv
*
.SUBCKT nand2 in1 in2 out capout=.15p
cout out 0 capout
rout out 0 1.0k
gn 0 out nand(2) in1 0 in2 0 scale=1
  + 0 4.90ma
  + 0.25 4.88ma
  + 0.5 4.85ma
Using a Phase Locked Loop Design

Performing Behavioral Modeling

+ 1.0 4.75ma
+ 1.5 4.42ma
+ 3.5 1.00ma
+ 4.000 0.50ma
+ 4.5 0.2ma
+ 5.0 0.1ma
.ENDS nand2

* .SUBCKT nand3 in1 in2 in3 out capout=.2p
cout out 0 capout
rout out 0 1.0k
gn 0 out nand(3) in1 0 in2 0 in3 0 scale=1
  + 0. 4.90ma
  + 0.25 4.88ma
  + 0.5 4.85ma
  + 1.0 4.75ma
  + 1.5 4.42ma
  + 3.5 1.00ma
  + 4.000 0.50ma
  + 4.5 0.2ma
  + 5.0 0.1ma
.ENDS nand3

* .SUBCKT nand4 in1 in2 in3 in4 out capout=.5p
cout out 0 capout
rout out 0 1.0k
gn 0 out nand(4) in1 0 in2 0 in3 0 in4 0 scale=1
  + 0. 4.90ma
  + 0.25 4.88ma
  + 0.5 4.85ma
  + 1.0 4.75ma
  + 1.5 4.42ma
  + 3.5 1.00ma
  + 4.000 0.50ma
  + 4.5 0.2ma
  + 5.0 0.1ma
.ENDS nand4
.end
Performing Behavioral Modeling Using a Phase Locked Loop Design

Figure 17-33: Phase Detector Response
PLL BJT Behavioral Modeling

**Figure 17-34: PLL Schematic**

![PLL Schematic](image)

**Example**

A Phase Locked Loop (PLL) circuit synchronizes to an input waveform within a selected frequency range, returning an output voltage proportional to variations in the input frequency. It has three basic components: a voltage controlled oscillator (VCO), which returns an output waveform proportional to its input voltage, a phase detector which compares the VCO output to the input waveform and returns an output voltage depending on their phase difference, and a loop filter, which filters the phase detector voltage, returning an output voltage which forms the VCO input and the external voltage output of the PLL.
The following example shows a Star-Hspice simulation of a full bipolar implementation of a PLL; its transfer function shows a linear region of voltage vs. (periodic) time which is defined as the “lock” range. The phase detector is modeled behaviorally, effectively implementing a logical XNOR function. This model was then substituted into the full PLL circuit and resimulated. The behavioral model for the VCO was then substituted into the PLL circuit, and this behavioral PLL was then simulated. The results of the transient simulations (Figure 17-35) show minimal difference between implementations, but from the standpoint of run time statistics, the behavioral model shows a factor of five reduction in simulation time versus that of the full circuit.

Include the behavioral model if you use this PLL in a larger system simulation (for example, an AM tracking system) because it substantially reduces run time while still representing the subcircuit accurately.

Figure 17-35: Behavioral (PLL_BVP Curve) vs. Bipolar (PLL_BJT Curve) Circuit Simulation
Example

This is an example of a phase locked loop:

```
$ phase locked loop
.option post probe acct
.option relv=1e-5
$

$ wideband FM example, Grebene gives:
$ f0=1meg kf=250kHz/V
$ kd=0.1 V/rad
$ R=10K C=1000p
$ f_lock = kf*kd*pi/2 = 39kHz, v_lock = kd*pi/2 = 0.157
$ f_capture/f_lock ~= 1/sqrt(2*pi*R*C*f_lock)
$ = 0.63, v_capture ~= 0.100
```

```
*.ic v(out)=0 v(fin)=0
.TRAN .2u 500u
.option delmax=0.01u interp
.PROBE v_in=v(inc,0) v_out=v(out,outb)
.PROBE v(in) v(osc) v(mout) v(out)
```

Input

```
vin inc 0 pw1 0u,-0.2 500u,0.2
*vin inc 0 0
xin inc 0 in inb vco f0=1meg kf=125k phi=0 out_off=0
out_amp=0.3
$vco
xvco e eb osc oscb vco f0=1meg kf=125k phi=0 out_off=-1
out_amp=0.3

$ phase detector
xpd inb osc oscb mout moutb pd kd=0.1 out_off=-2.5

$ filter
rf mout e 10k
cf e 0 1000p
rfb moutb eb 10k
cfb eb 0 1000p

$ final output
rout out e 100k
```
Performing Behavioral Modeling Using a Phase Locked Loop Design

cout out 0 100p
routb outb eb 100k
coutb outb 0 100p

.macro vco in inb out outb f0=100k kf=50k phi=0.0 out_off=0.0 out_amp=1.0
gs 0 s poly(2) c 0 in inb 0 '6.2832e-9*f0' 0 0 '6.2832e-9*kf'
gc c 0 poly(2) s 0 in inb 0 '6.2832e-9*f0' 0 0 '6.2832e-9*kf'
cs s 0 1e-9
cc c 0 1e-12
e1 s_clip 0 pwl(1) s 0 -0.1,-0.1 0.1,0.1
eout 0 s_clip 0 out_off vol='10*out_amp'
eboutb 0 s_clip 0 out_off vol=''-10*out_amp'
.ic v(s)=’sin(phi)’ v(c)=’cos(phi)’
.eom

.macro pd in inb in2 in2b out outb kd=0.1 out_off=0
el s_clip 0 pwl(1) in inb -0.1,-0.1 0.1,0.1
e2 s_clip 0 pwl(1) in2 in2b -0.1,-0.1 0.1,0.1
e3 n1 0 poly(2) s_clip 0 s_clip 0 0 0 0 0 '78.6*kd'
e4 outb 0 n1 0 out_off 1
e5 out 0 n1 0 out_off -1
.eom

.end

This is an example of a BJT LEVEL Voltage Controlled Oscillator (VCO):

$ phase locked loop
.option post probe acct
.option relv=1e-5
$
$ wideband FM example, Grebene gives:
f0=1meg kf=250kHz/V
kd=0.1 V/rad
R=10K C=1000p
f_lock = kf*kd*pi/2 = 39kHz, v_lock = kd*pi/2 = 0.157
f_capture/f_lock ~ 1/sqrt(2*pi*R*C*f_lock)
= 0.63, v_capture ~ 0.100

*.ic v(out)=0 v(fin)=0
.tran .2u 500u
Using a Phase Locked Loop Design  Performing Behavioral Modeling

```
.option delmax=0.01u interp
.probe v_in=v(inc,0) v_out=v(out,outb)
.probe v(in) v(osc) v(mout) v(out) v(e)

vcc vcc 0 6
vee vee 0 -6

$ input
vin inc 0 pw1 0u,-0.2 500u,0.2
xin inc 0 in inb vco f0=1meg kf=125k phi=0 out_off=0
out_amp=0.3

$ vco
xvco1 e eb osc oscb 0 vee vcol
.ic v(osc)=-1.4 v(oscb)=-0.7
```

Figure 17-36: Voltage Controlled Oscillator Circuit
BJT Level Phase Detector

Example

$ phase detector
xpd1 in inb osc oscb mout moutb vcc vee pd1

Filter

rf mout e 10k
cf e 0 1000p
rfb mouth eb 10k
cfb eb 0 1000p

Final Output

rout out e 100k
cout out 0 100p
routb outb eb 100k
coutb outb 0 100p

.mc vco in inb out outb f0=100k kf=50k phi=0.0 out_off=0.0 out_amp=1.0
gs 0 s poly(2) c 0 in inb 0 '6.2832e-9*f0' 0 0 '6.2832e-9*kf'

gc c 0 poly(2) s 0 in inb 0 '6.2832e-9*f0' 0 0 '6.2832e-9*kf'
cs s 0 1e-9
c c 0 1e-9
e1 s_clip 0 pwl(1) s 0 -0.1,-0.1 0.1,0.1
e out 0 s_clip 0 out_off '10*out_amp'
eb outb 0 s_clip 0 out_off '-10*out_amp'
.ic v(s)=’sin(phi)’ v(c)=’cos(phi)’
.eom

.mc pd in in2 in2b out outb kd=0.1 out_off=0
e1 clip1 0 pwl(1) in inb -0.1,-0.1 0.1,0.1
e2 clip2 0 pwl(1) in2 in2b -0.1,-0.1 0.1,0.1
e3 n1 0 poly(2) clip1 0 clip2 0 0 0 0 0 0 '78.6*kd'
e4 outb 0 n1 0 out_off 1
e5 out 0 n1 0 out_off -1
.eom

.mc vco1 in inb e7 e8 vcc vee vco_cap=228.5p
gout vcc vcc b7 npn1
Using a Phase Locked Loop Design

Performing Behavioral Modeling

qoutb vcc vcc b8 npn1
rb vcc c0 5k $ 1ma
q0 c0 b0 vee npn1
q7 vcc b7 e7 npn1
r4 vcc b7 1k
i7 e7 0 1m
q8 vcc b8 e8 npn1
r5 vcc b8 1k
i8 e8 0 1m
q9 b7 e8 e9 npn1
q10 b8 e7 e10 npn1
c0 e9 e10 vco_cap
q11 e9 in 2 npn1 $ ic=i0
q12 e10 in 2 npn1 $ ic=i0
q15 2 c0 b0 npn1 $ ic=2*i0
q16 3 c0 b0 npn1 $ ic=2*i0
rx 2 3 8k
q13 vcc inb 3 npn1
q14 vcc inb 3 npn1
rt b0 vee 350 $ i=4*i0=2m
.eom

.model npn1 npn
+ eg=1.1 af=1 xcjc=0.95 subs=1
+ cjs=0 tf=5p
+ tr=500p cje=0.2p cjc=0.2p fc=0.8
+ vje=0.8 vjc=0.8 mje=0.33 mjc=0.33
+ rb=0 rbm=0 irb=10u
+ is=5e-15 ise=1.5e-14 isc=0
+ vaf=150 bf=100 ikf=20m
+ var=30 br=5 ikr=15m
+ rc=0 re=0
+ nf=1 ne=1.5 nc=1.2
+ tbf1=8e-03

.macro pd1 in inb in2 in2b out outb vcc vee
r1 vcc n1 1k
r1b vcc n1b 1k
q3 n1 in c1 npn1
q4 n1b inb c1 npn1
q5 n1 inb c2 npn1
q6 n1b in c2 npn1

Performing Behavioral Modeling Using a Phase Locked Loop Design

q1 c1 in2 e npn1
q2 c2 in2b e npn1
ie e 0 0.5m
c1 n1 0 1p
c1b n1b 0 1p
q7 vcc n1 e7 npn1
q8 vcc n1b e8 npn1
r1 e7 out 625
r2 out vee 300
r1b e8 outb 625
r2b outb vee 300
.eom
.end

Figure 17-37: Phase Detector Circuit
References

Chapter 18

Performing Pole/Zero Analysis

Pole/zero analysis is a useful method for studying the behavior of linear, time-invariant networks, and may be applied to the design of analog circuits, such as amplifiers and filters. It may be used for determining the stability of a design, and it may also be used to calculate the poles and zeroes for specification in a POLE statement as “Using Pole/Zero Analysis” on page 18-3 describes.

Pole/zero analysis is characterized by the use of the .PZ statement, as opposed to pole/zero and Laplace transfer function modeling, which employ the LAPLACE and POLE functions respectively. These are described in “Using Pole/Zero Analysis” on page 18-3.

This chapter covers these topics:

- Understanding Pole/Zero Analysis
- Using Pole/Zero Analysis
Understanding Pole/Zero Analysis

In pole/zero analysis, a network is described by its network transfer function which, for any linear time-invariant network, can be written in the general form:

\[
H(s) = \frac{N(s)}{D(s)} = \frac{a_0s^m + a_1s^{m-1} + \ldots + a_m}{b_0s^n + b_1s^{n-1} + \ldots + b_n}
\]

In the factorized form, the general function is:

\[
H(s) = \frac{a_0}{b_0} \cdot \frac{(s + z_1)(s + z_2)\ldots(s + z_i)(s + z_m)}{(s + p_1)(s + p_2)\ldots(s + p_j)(s + p_m)}
\]

The roots of the numerator \(N(s)\) (that is, \(z_i\)) are called the zeros of the network function, and the roots of the denominator \(D(s)\) (that is, \(p_j\)) are called the poles of the network function. \(S\) is a complex frequency\(^1\).

The dynamic behavior of the network depends upon the location of the poles and zeros on the network function curve. The poles are called the natural frequencies of the network. In general, you can graphically deduce the magnitude and phase curve of any network function from the location of its poles and zeros\(^2\).

The section “References” on page 18-20, lists a variety of source material addressing transfer functions of physical systems\(^3\), design of systems and physical modeling\(^4\), and interconnect transfer function modeling\(^5\-\(^6\).

Using Pole/Zero Analysis

Star-Hspice uses the Muller method to calculate the roots of polynomials \(N(s)\) and \(D(s)\). This method approximates the polynomial with a quadratic equation that fits through three points in the vicinity of a root. Successive iterations toward a particular root are obtained by finding the nearer root of a quadratic whose curve passes through the last three points.

In Muller’s method, the selection of the three initial points affects the convergence of the process and accuracy of the roots obtained. If the poles or zeros are spread over a wide frequency range, choose \((X0R, X0I)\) close to the origin to find poles or zeros at zero frequency first. Then find the remaining poles or zeros in increasing order. The values \((X1R, X1I)\) and \((X2R, X2I)\) may be orders of magnitude larger than \((X0R, X0I)\). If there are poles or zeros at high frequencies, \(X1I\) and \(X2I\) should be adjusted accordingly.

Pole/zero analysis results are based on the circuit’s DC operating point, so the operating point solution must be accurate. Consequently, the .NODESET statement (not .IC) is recommended for initialization to avoid DC convergence problems.

.PZ (Pole/Zero) Statement

The syntax is:

\[
\text{.PZ output input}
\]

- **PZ** Invokes the pole/zero analysis
- **input** Input source, which may be any independent voltage or current source name
- **output** Output variables, which may be any node voltage, \(V(n)\), or any branch current, \(I\)(element name)

Example

\[
\text{.PZ V(10) VIN}
\text{.PZ I(RL) ISORC}
\]
.PZ I1(M1) VSRC

**Pole/Zero Control Options**

*CSCAL* Sets the capacitance scale. Capacitances are multiplied by CSCAL. Default=1e+12.

*FMAX* Sets the maximum pole and zero angular frequency value. Default=1.0e+12 rad/sec.

*FSCAL* Sets the frequency scale. Frequency is multiplied by FSCAL. Default=1e-9.

*GSCAL* Sets the conductance scale. Conductances are multiplied by GSCAL, and resistances are divided by GSCAL. Default=1e+3.

*ITLPZ* Sets the pole/zero analysis iteration limit. Default=100.

*LSCAL* Sets the inductance scale. Inductances are multiplied by LSCAL. Default=1e+6.

**Note:** The scale factors must satisfy the following relations.

\[
GSCAL = CSCAL \cdot FSCAL
\]

\[
GSCAL = \frac{1}{LSCAL \cdot FSCAL}
\]

If scale factors are changed, the initial Muller points, (X0R, X0I), (X1R, X1I) and (X2R, X2I), may have to be modified, even though internally the program multiplies the initial values by (1e-9/GSCAL).

*PZABS* Sets absolute tolerances for poles and zeros. This option affects the low frequency poles or zeros. It is used as follows:

If \( |X_{real}| + |X_{imag}| < PZABS \),

then \( X_{real} = 0 \) and \( X_{imag} = 0 \).

This option is also used for convergence tests. Default=1e-2.
Performing Pole/Zero Analysis

**PZTOL**
Sets the relative error tolerance for poles or zeros.
Default=1.0e-6.

**RITOL**
Sets the minimum ratio value for (real/imaginary) or
(imaginary/real) parts of the poles or zeros. Default 1.0e-6.
RITOL is used as follows:

\[ |X_{\text{imag}}| \leq RITOL \cdot |X_{\text{real}}| \]
then \( X_{\text{imag}} = 0 \)

\[ |X_{\text{real}}| \leq RITOL \cdot |X_{\text{imag}}| \]
then \( X_{\text{real}} = 0 \)

\((X0R,X0I)\) the three complex starting trial points in the Muller
\((X1R,X1I)\) algorithm for pole/zero analysis. Defaults:
\((X2R,X2I)\)
- \(X0R=-1.23456e6\) \(X0I=0.0\)
- \(X1R=1.23456e5\) \(X1I=0.0\)
- \(X2R=+1.23456e6\) \(X2I=0.0\)
These initial points and FMAX are multiplied by FSCAL.

**Pole/Zero Analysis Examples**

**Example 1 – Low-Pass Filter**
The following is an HSPICE input file for a low-pass prototype filter for pole/
zero and AC analysis. This file can be found in 
$installdir/demo/hspice/filters/flp5th.sp.

**Fifth-Order Low-Pass Filter HSPICE File**

```plaintext
*FILE: FLP5TH.SP
5TH-ORDER LOW_PASS FILTER
****
* T = I(R2) / IIN
* = 0.113*(S**2 + 1.6543)*(S**2 + 0.2632) /
* (S**5 + 0.9206*S**4 + 1.26123*S**3 +
* 0.74556*S**2 + 0.2705*S + 0.09836)
****
.OPTIONS POST
.PZ I(R2) IN
.AC DEC 100 .001HZ 10HZ
```

Using Pole/Zero Analysis

Performing Pole/Zero Analysis

```
.PLOT AC IDB(R2) IP(R2)
IN 0 1 1.00 AC 1
R1 1 0 1.0
C3 1 0 1.52
C4 2 0 1.50
C5 3 0 0.83
C1 1 2 0.93
L1 1 2 0.65
C2 2 3 3.80
L2 2 3 1.00
R2 3 0 1.00
.END
```

Figure 18-1: Low-Pass Prototype Filter

Table 18-1 shows the magnitude and phase variation of the current output resulting from AC analysis. These results are consistent with the pole/zero analysis. The pole/zero unit is radians per second or hertz. The X-axis unit in the plot is in hertz.

Table 18-1: Pole/Zero Analysis Results for Low-Pass Filter

<table>
<thead>
<tr>
<th>Poles (rad/sec)</th>
<th>Poles (hertz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real</td>
<td>Imag</td>
</tr>
<tr>
<td>-6.948473e-02</td>
<td>-4.671778e-01</td>
</tr>
<tr>
<td>-6.948473e-02</td>
<td>4.671778e-01</td>
</tr>
<tr>
<td>-1.182742e-01</td>
<td>-8.914907e-01</td>
</tr>
<tr>
<td>-1.182742e-01</td>
<td>8.914907e-01</td>
</tr>
<tr>
<td>-5.450890e-01</td>
<td>0.000000e+00</td>
</tr>
</tbody>
</table>
Table 18-1: Pole/Zero Analysis Results for Low-Pass Filter

<table>
<thead>
<tr>
<th>Zeros (rad/sec)</th>
<th>Zeros (hertz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>Real</td>
<td>Imag</td>
</tr>
<tr>
<td>0.000000e+00</td>
<td>-1.286180e+00</td>
</tr>
<tr>
<td>0.000000e+00</td>
<td>-5.129892e-01</td>
</tr>
<tr>
<td>0.000000e+00</td>
<td>5.129892e-01</td>
</tr>
<tr>
<td>0.000000e+00</td>
<td>1.286180e+00</td>
</tr>
</tbody>
</table>

Constant Factor = 1.129524e-01

Figure 18-2: Fifth-Order Low-Pass Filter Response
Example 2 – Kerwin’s Circuit

The following is an HSPICE input file for pole/zero analysis of Kerwin’s circuit. This file can be found in $installdir/demo/hspice/filters/fkerwin.sp. Table 18-2 lists the results of the analysis.

Kerwin’s Circuit HSPICE File

```plaintext
*FILE: FKERWIN.SP
KERWIN’S CIRCUIT HAVING JW-AXIS TRANSMISSION ZEROS.
**
* T = V(5) / VIN
* = 1.2146 (S**2 + 2) / (S**2 + 0.1*S + 1)
* POLES = (-0.05004, +0.9987), (-0.05004, -0.9987)
* ZEROS = (0.0, +1.4142), (0.0, -1.4142)
*****
.PZ V(5) VIN
VIN 1 0 1
C1 1 2 0.7071
C2 2 4 0.7071
C3 3 0 1.4142
C4 4 0 0.3536
R1 1 3 1.0
R2 3 4 1.0
R3 2 5 0.5
E1 5 0 4 0 2.4293
.END
```
Performing Pole/Zero Analysis Using Pole/Zero Analysis

**Figure 18-3: Design Example for Kerwin's Circuit**

![Circuit Diagram]

**Table 18-2: Pole/Zero Analysis Results for Kerwin's Circuit**

<table>
<thead>
<tr>
<th>Poles (rad/sec)</th>
<th>Poles (hertz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real</td>
<td>Imag</td>
</tr>
<tr>
<td>-5.003939e-02</td>
<td>9.987214e-01</td>
</tr>
<tr>
<td>-5.003939e-02</td>
<td>-9.987214e-01</td>
</tr>
<tr>
<td>-1.414227e+00</td>
<td>0.000000e+00</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Zeros (rad/sec)</th>
<th>Zeros (hertz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real</td>
<td>Imag</td>
</tr>
<tr>
<td>0.000000e+00</td>
<td>-1.414227e+00</td>
</tr>
<tr>
<td>0.000000e+00</td>
<td>1.414227e+00</td>
</tr>
<tr>
<td>-1.414227e+00</td>
<td>0.000000e+00</td>
</tr>
</tbody>
</table>

Constant Factor = 1.214564e+00
Example 3 – High-Pass Butterworth Filter

The following is an HSPICE input file for pole/zero analysis of a high-pass Butterworth filter. This file can be found in $installdir/demo/hspice/filters/fhp4th.sp. The analysis results are shown in Table 18-3.

Fourth-Order High-Pass Butterworth Filter HSPICE File

*FILE: FHP4TH.SP
*****
* T = V(10) / VIN
* = (S**4) / ((S**2 + 0.7653*S + 1) * (S**2 + 1.8477*S + 1))
* POLES, (-0.38265, +0.923895), (-0.38265, -0.923895)
* (-0.9239, +0.3827), (-0.9239, -0.3827)
* ZEROS, FOUR ZEROS AT (0.0, 0.0)
*****
.OPTIONS ITLPZ=200
.PZ V(10) VIN
VIN 1 0 1
C1 1 2 1
C2 2 3 1
R1 3 0 2.613
R2 2 4 0.3826
E1 4 0 3 0 1
C3 4 5 1
C4 5 6 1
R3 6 0 1.0825
R4 5 10 0.9238
E2 10 0 6 0 1
RL 10 0 1E20
.END
Figure 18-4: Fourth-Order High-Pass Butterworth Filter

![Fourth-Order High-Pass Butterworth Filter Circuit Diagram](image-url)
Table 18-3: Pole/Zero Analysis Results for High-Pass Butterworth Filter

<table>
<thead>
<tr>
<th>Poles (rad/sec)</th>
<th>Poles (hertz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real</td>
<td>Imag</td>
</tr>
<tr>
<td>-3.827019e-01</td>
<td>-9.240160e-01</td>
</tr>
<tr>
<td>-3.827019e-01</td>
<td>9.240160e-01</td>
</tr>
<tr>
<td>-9.237875e-01</td>
<td>3.828878e-01</td>
</tr>
<tr>
<td>-9.237875e-01</td>
<td>-3.828878e-01</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Zeros (rad/sec)</th>
<th>Zeros (hertz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real</td>
<td>Imag</td>
</tr>
<tr>
<td>0.000000e+00</td>
<td>0.000000e+00</td>
</tr>
<tr>
<td>0.000000e+00</td>
<td>0.000000e+00</td>
</tr>
<tr>
<td>0.000000e+00</td>
<td>0.000000e+00</td>
</tr>
<tr>
<td>0.000000e+00</td>
<td>0.000000e+00</td>
</tr>
</tbody>
</table>

Constant Factor = 1.000000e+00

Example 4 – CMOS Differential Amplifier

The following is an HSPICE input file for pole/zero analysis of a CMOS differential amplifier for pole/zero and AC analysis. The file can be found in $installdir/demo/hspice/apps/mcdiff.sp. The analysis results are shown in Table 18-4.

CMOS Differential Amplifier HSPICE File

```plaintext
FILE: MCDIFF.SP
CMOS DIFFERENTIAL AMPLIFIER
.OPTIONS PIVOT SCALE=1E-6 SCALM=1E-6 WL
.PZ V(5) VIN
VIN 7 0 0 AC 1
.AC DEC 10 20K 500MEG
.PRINT AC VDB(5) VP(5)
```
Performing Pole/Zero Analysis

M1  4  0  6  6  MN  100  10  2  2
M2  5  7  6  6  MN  100  10  2  2
M3  4  4  1  1  MP  60  10  1.5  1.5
M4  5  4  1  1  MP  60  10  1.5  1.5
M5  6  3  2  2  MN  50  10  1.0  1.0
VDD  1  0  5
VSS  2  0  -5
VGG  3  0  -3
RIN  7  0  1

.MODEL  MN  NMOS  LEVEL=5  VT=1  UB=700  FRC=0.05  DNB=1.6E16
+ XJ=1.2  LATD=0.7  CJ=0.13  PHI=1.2  TCV=0.003  TOX=800
$

.MODEL  MP  PMOS  LEVEL=5  VT=-1  UB=245  FRC=0.25  TOX=800
+ DNB=1.3E15  XJ=1.2  LATD=0.9  CJ=0.09  PHI=0.5  TCV=0.002
.END

Figure 18-5: CMOS Differential Amplifier
Table 18-4: Pole/Zero Analysis Results for CMOS Differential Amplifier

<table>
<thead>
<tr>
<th>Poles (rad/sec)</th>
<th>Poles (hertz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real</td>
<td>Imag</td>
</tr>
<tr>
<td>-1.798766e+06</td>
<td>0.000000e+00</td>
</tr>
<tr>
<td>-1.126313e+08</td>
<td>-6.822910e+07</td>
</tr>
<tr>
<td>-1.126313e+08</td>
<td>6.822910e+07</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Zeros (rad/sec)</th>
<th>Zeros (hertz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real</td>
<td>Imag</td>
</tr>
<tr>
<td>-1.315386e+08</td>
<td>7.679633e+07</td>
</tr>
<tr>
<td>-1.315386e+08</td>
<td>-7.679633e+07</td>
</tr>
<tr>
<td>7.999613e+08</td>
<td>0.000000e+00</td>
</tr>
</tbody>
</table>

Constant Factor = 3.103553e-01

Example 5 – Simple Amplifier

The following is an HSPICE input file for pole/zero analysis of an equivalent circuit of a simple amplifier with \( R_S=R_P=RL=1000 \) ohms, \( gm=0.04 \) mho, \( CMU=1.0e-11 \) farad, and \( CPI =1.0e-9 \) farad. The file can be found in \$installdir/demo/hspice/apps/ampg.sp\). The analysis results are shown in Table 18-5.

Amplifier HSPICE File

FILE: AMPG.SP
A SIMPLE AMPLIFIER.
* T = V(3) / VIN
* T = 1.0D6*(S - 4.0D9) / (S**2 + 1.43D8*S + 2.0D14)
* POLES = (-0.14D7, 0.0), (-14.16D7, 0.0)
* ZEROS = (+4.00D9, 0.0)
 .PZ V(3) VIN
RS 1 2 1K
RPI 2 0 1K
Figure 18-6: Simple Amplifier

Table 18-5: Pole/Zero Analysis Results for Amplifier

<table>
<thead>
<tr>
<th>Poles (rad/sec)</th>
<th>Poles (hertz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real</td>
<td>Imag</td>
</tr>
<tr>
<td>-1.412555e+06</td>
<td>0.000000e+00</td>
</tr>
<tr>
<td>-1.415874e+08</td>
<td>0.000000e+00</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Zeros (rad/sec)</th>
<th>Zeros (hertz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real</td>
<td>Imag</td>
</tr>
<tr>
<td>4.000000e+09</td>
<td>0.000000e+00</td>
</tr>
</tbody>
</table>

Constant Factor = 1.000000e+06

Example 6—Active Low-Pass Filter

The following is an HSPICE input file for pole/zero analysis of an active ninth-order low-pass filter using the ideal op-amp element. AC analysis is performed. The file can be found in $installdir/demo/hspice/filters/flp9th.sp. The analysis results are shown in Table 18-6.
Ninth Order Low-Pass Filter HSPICE File

FILE: FLP9TH.SP
******
VIN IN 0 AC 1
.PZ V(OUT) VIN
.AC DEC 50 .1K 100K
.OPTIONS POST DCSTEP=1E3 XOR=-1.23456E+3 XI1=-1.23456E+2
+ X2R=1.23456E+3 FSCAL=1E-6 GSCAL=1E3 CSCAL=1E9 LSCAL=1E3
.PLOT AC VDB(OUT)
.SUBCKT OPAMP IN+ IN- OUT GM1=2 RI=1K CI=26.6U GM2=1.33333 RL=75
RII IN+ IN- 2MEG
RI1 IN+ 0 500MEG
RI2 IN- 0 500MEG
G1 1 0 IN+ IN- GM1
C1 1 0 CI
R1 1 0 RI
G2 OUT 0 1 0 GM2
RLD OUT 0 RL
.ENDS
.SUBCKT FDNR 1 R1=2K C1=12N R4=4.5K
RLX=75
R1 1 2 R1
C1 2 3 C1
R2 3 4 3.3K
R3 4 5 3.3K
R4 5 6 R4
C2 6 0 10N
XOP1 2 4 5 OPAMP
XOP2 6 4 3 OPAMP
.ENDS
*
RS IN 1 5.4779K
R12 1 2 4.44K
R23 2 3 3.2201K
R34 3 4 3.63678K
R45 4 OUT 1.2201K
C5 OUT 0 10N
X1 1 FDNR R1=2.0076K C1=12N R4=4.5898K
X2 2 FDNR R1=5.9999K C1=6.8N R4=4.25725K
X3 3 FDNR R1=5.88327K C1=4.7N R4=5.62599K
X4 4 FDNR R1=1.0301K C1=6.8N R4=5.808498K
.END
Figure 18-7: Linear Model of the 741C Op-Amp

Figure 18-8: The FDNR Subcircuit

Figure 18-9: Active Realization of the Low-Pass Filter
Table 18-6: Pole/Zero Analysis Results for the Active Low-Pass Filter

<table>
<thead>
<tr>
<th>Poles (rad/sec)</th>
<th>Poles (hertz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real</td>
<td>Imag</td>
</tr>
<tr>
<td>-4.505616e+02</td>
<td>-2.210451e+04</td>
</tr>
<tr>
<td>-4.505616e+02</td>
<td>2.210451e+04</td>
</tr>
<tr>
<td>-1.835284e+03</td>
<td>2.148369e+04</td>
</tr>
<tr>
<td>-1.835284e+03</td>
<td>-2.148369e+04</td>
</tr>
<tr>
<td>-4.580172e+03</td>
<td>-1.944579e+04</td>
</tr>
<tr>
<td>-4.580172e+03</td>
<td>1.944579e+04</td>
</tr>
<tr>
<td>-9.701962e+03</td>
<td>1.304893e+04</td>
</tr>
<tr>
<td>-9.701962e+03</td>
<td>-1.304893e+04</td>
</tr>
<tr>
<td>-1.353908e+04</td>
<td>0.000000e+00</td>
</tr>
<tr>
<td>-3.668995e+06</td>
<td>-3.669793e+06</td>
</tr>
<tr>
<td>-3.668995e+06</td>
<td>3.669793e+06</td>
</tr>
<tr>
<td>-3.676439e+06</td>
<td>-3.676184e+06</td>
</tr>
<tr>
<td>-3.676439e+06</td>
<td>3.676184e+06</td>
</tr>
<tr>
<td>-3.687870e+06</td>
<td>3.687391e+06</td>
</tr>
<tr>
<td>-3.687870e+06</td>
<td>-3.687391e+06</td>
</tr>
<tr>
<td>-3.695817e+06</td>
<td>-3.695434e+06</td>
</tr>
<tr>
<td>-3.695817e+06</td>
<td>+3.695434e+06</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Zeroes (rad/sec)</th>
<th>Zeroes (hertz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real</td>
<td>Imag</td>
</tr>
<tr>
<td>-3.220467e-02</td>
<td>-2.516970e+04</td>
</tr>
<tr>
<td>-3.220467e-02</td>
<td>2.516970e+04</td>
</tr>
<tr>
<td>2.524420e-01</td>
<td>-2.383956e+04</td>
</tr>
<tr>
<td>2.524420e-01</td>
<td>2.383956e+04</td>
</tr>
</tbody>
</table>
Performing Pole/Zero Analysis Using Pole/Zero Analysis

Table 18-6: Pole/Zero Analysis Results for the Active Low-Pass Filter

<table>
<thead>
<tr>
<th>Pole/Zero Analysis Results for the Active Low-Pass Filter</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.637164e+00</td>
</tr>
<tr>
<td>1.637164e+00</td>
</tr>
<tr>
<td>4.888484e+00</td>
</tr>
<tr>
<td>4.888484e+00</td>
</tr>
<tr>
<td>-3.641366e+06</td>
</tr>
<tr>
<td>-3.641366e+06</td>
</tr>
<tr>
<td>-3.649508e+06</td>
</tr>
<tr>
<td>-3.649508e+06</td>
</tr>
<tr>
<td>-3.683700e+06</td>
</tr>
<tr>
<td>-3.683700e+06</td>
</tr>
<tr>
<td>-3.693882e+06</td>
</tr>
<tr>
<td>-3.693882e+06</td>
</tr>
</tbody>
</table>

Constant Factor = 4.451586e+02

Figure 18-10: 9th Order Low-Pass Filter Response
The top graph in Table 18-10 plots the bandpass response of the Pole/Zero Example 6 low-pass filter. The bottom graph shows the overall response of the low-pass filter.

References

References for this chapter are listed below.


5. L.T. Pillage, and R.A. Rohrer. Asymptotic Waveform Evaluation for Timing Analysis, IEEE Trans CAD. Apr. 1990, pp. 352 - 366. This paper is a good references on interconnect transfer function modeling which deals with transfer function extraction for timing analysis.

6. S. Lin, and E.S. Kuh. Transient Simulation of Lossy Interconnects Based on the Recursive Convolution Formulation, IEEE Trans CAS. Nov. 1992, pp. 879 - 892. This paper provides another source of interconnect transfer function modeling.


Chapter 19
Performing FFT Spectrum Analysis

Spectrum analysis is the process of determining the frequency domain representation of a time domain signal and most commonly employs the Fourier transform. The Discrete Fourier Transform (DFT) is used to determine the frequency content of analog signals encountered in circuit simulation, which deals with sequences of time values. The Fast Fourier Transform (FFT) is an efficient method for calculating the DFT, and Star-Hspice uses it to provide a highly accurate spectrum analysis tool.

The .FFT statement in Star-Hspice uses the internal time point values and, by default, through a second order interpolation, obtains waveform samples based on the user-specified number of points.

**Note:** New accuracy improvement feature added in the Hspice 99.4 release. The .option fft_accurate or .option accurate (which internally turns on the fft_accurate option) will force Hspice to dynamically adjust the time step so that each FFT point will be a real simulation point. This eliminates the interpolation error and provides the highest FFT accuracy with minimal overhead in simulation time.

Windowing functions, can be used to reduce the effects of truncation of the waveform on the spectral content. The .FFT command also allows you to specify the desired output format, to specify a frequency of interest, and to obtain any number of harmonics, as well as the total harmonic distortion (THD).

This chapter covers the following topics:
- Using Windows In FFT Analysis
- Using the .FFT Statement
Performing FFT Spectrum Analysis

- Examining the FFT Output
- AM Modulation
- Balanced Modulator and Demodulator
Using Windows In FFT Analysis

One problem with spectrum analysis in circuit simulators is that the duration of the signals is finite, although adjustable. Applying the FFT method to finite-duration sequences can produce inadequate results because of “spectral leakage,” due primarily to the periodic extension assumption underlying DFT.

The effect occurs when the finite duration of the signal does not result in a sequence that contains a whole number of periods. This is especially true when FFT is used for signal detection or estimation – that is, for detecting weak signals in the presence of strong signals or resolving a cluster of equal strength frequencies.

In FFT analysis, “windows” are frequency weighting functions applied to the time domain data to reduce the spectral leakage associated with finite-duration time signals. Windows are smoothing functions that peak in the middle frequencies and decrease to zero at the edges, thus reducing the effects of the discontinuities as a result of finite duration. Table 19-1 shows the windows available in Star-Hspice. Table 19-1 lists the common performance parameters for FFT windows available in Star-Hspice.

Figure 19-1: FFT Windows
### Table 19-1: Window Weighting Characteristics in FFT Analysis

<table>
<thead>
<tr>
<th>Window</th>
<th>Equation</th>
<th>Highest Side-Lobe (dB)</th>
<th>Side-Lobe Roll-Off (dB/octave)</th>
<th>3.0-dB Bandwidth (1.0/T)</th>
<th>Worst Case Process Loss (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rectangular</td>
<td>$W(n)=1, \quad 0 \leq n &lt; NP$†</td>
<td>-13</td>
<td>-6</td>
<td>0.89</td>
<td>3.92</td>
</tr>
<tr>
<td>Bartlett</td>
<td>$W(n)=2n/(NP-1), \quad 0 \leq n \leq (NP/2)-1$</td>
<td>-27</td>
<td>-12</td>
<td>1.28</td>
<td>3.07</td>
</tr>
<tr>
<td></td>
<td>$W(n)=2-2n/(NP-1), \quad NP/2 \leq n &lt; NP$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hanning</td>
<td>$W(n)=0.5-0.5[\cos(2\pi n/(NP-1))], \quad 0 \leq n &lt; NP$</td>
<td>-32</td>
<td>-18</td>
<td>1.44</td>
<td>3.18</td>
</tr>
<tr>
<td>Hamming</td>
<td>$W(n)=0.54-0.46[\cos(2\pi n/(NP-1))], \quad 0 \leq n &lt; NP$</td>
<td>-43</td>
<td>-6</td>
<td>1.30</td>
<td>3.10</td>
</tr>
<tr>
<td>Blackman</td>
<td>$W(n)=0.42323 -0.49755[\cos(2\pi n/(NP-1))] +0.07922[\cos(4\pi n/(NP-1))], \quad 0 \leq n &lt; NP$</td>
<td>-58</td>
<td>-18</td>
<td>1.68</td>
<td>3.47</td>
</tr>
<tr>
<td>Blackman-Harris</td>
<td>$W(n)=0.35875 -0.48829[\cos(2\pi n/(NP-1))] +0.14128[\cos(4\pi n/(NP-1))] -0.01168[\cos(6\pi n/(NP-1))], \quad 0 \leq n &lt; NP$</td>
<td>-92</td>
<td>-6</td>
<td>1.90</td>
<td>3.85</td>
</tr>
<tr>
<td>Gaussian</td>
<td>$W(n)=\exp[-0.5a2(NP/2-1-n)2/(NP)2], \quad 0 \leq n \leq (NP/2)-1$</td>
<td>-42</td>
<td>-6</td>
<td>1.33</td>
<td>3.14</td>
</tr>
<tr>
<td>$a=2.5$</td>
<td>$W(n)=\exp[-0.5a2(n-NP/2)2/(NP)2], \quad NP/2 \leq n &lt; NP$</td>
<td>-55</td>
<td>-6</td>
<td>1.55</td>
<td>3.40</td>
</tr>
<tr>
<td>$a=3.0$</td>
<td></td>
<td>-69</td>
<td>-6</td>
<td>1.79</td>
<td>3.73</td>
</tr>
<tr>
<td>$a=3.5$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Kaiser-Bessel</td>
<td>$W(n)=I_0(x1(x2)/I_0(x1))$ x1=pa x2=x1*sqrt[1-(2(NP/2-1-n)/NP)2], \quad 0 \leq n \leq (NP/2)-1$</td>
<td>-46</td>
<td>-6</td>
<td>1.43</td>
<td>3.20</td>
</tr>
<tr>
<td>$a=2.0$</td>
<td>$x2=x1*sqrt[1-(2(n-NP/2)/NP)2], \quad NP/2 \leq n &lt; NP$</td>
<td>-57</td>
<td>-6</td>
<td>1.57</td>
<td>3.38</td>
</tr>
<tr>
<td>$a=2.5$</td>
<td></td>
<td>-69</td>
<td>-6</td>
<td>1.71</td>
<td>3.56</td>
</tr>
<tr>
<td>$a=3.0$</td>
<td></td>
<td>-82</td>
<td>-6</td>
<td>0.89</td>
<td>3.74</td>
</tr>
<tr>
<td>$a=3.5$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

† $NP$ is the total number of points.
NP is the number of points used for the FFT analysis.

The most important parameters in Table 19-1 are the highest side-lobe level (to reduce bias, the lower the better) and the worst-case processing loss (to increase detectability, the lower the better). Some compromise usually is necessary to find a suitable window filtering for each application. As a rule, the window performance improves with functions of higher complexity (those listed lower in the table). The Kaiser window has an ALFA parameter that allows adjustment of the compromise between different figures of merit for the window.

The simple rectangular window produces a simple bandpass truncation in the classical Gibbs phenomenon. The Bartlett or triangular window has good processing loss and good side-lobe roll-off, but lacks sufficient bias reduction. The Hanning, Hamming, Blackman, and Blackman-Harris windows use progressively more complicated cosine functions that provide smooth truncation and a wide range of side-lobe level and processing loss. The last two windows in the table are parameterized windows that allow you to adjust the side-lobe level, the 3 dB bandwidth, and the processing loss.†

Figure 19-2: Bartlett Window Characteristics
Figure 19-3: Kaiser-Bessel Window Characteristics, ALFA=3.0
Using the .FFT Statement

The general form of the .FFT statement is shown below. The parameters are described in Table 19-2.

Syntax

```
.FFT <output_var> <START=value> <STOP=value> <NP=value>
+ <FORMAT=keyword> <WINDOW=keyword> <ALFA=value> <FREQ=value>
+ <FMIN=value> <FMAX=value>
```

Table 19-2: .FFT Statement Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>output_var</td>
<td></td>
<td>Can be any valid output variable, such as voltage, current, or power</td>
</tr>
<tr>
<td>START</td>
<td>see Description</td>
<td>Specifies the beginning of the output variable waveform to be analyzed – Defaults to the START value in the .TRAN statement, which defaults to 0 s.</td>
</tr>
<tr>
<td>FROM</td>
<td>see START</td>
<td>An alias for START in .FFT statements</td>
</tr>
<tr>
<td>STOP</td>
<td>see Description</td>
<td>Specifies the end of the output variable waveform to be analyzed. Defaults to the TSTOP value in the .TRAN statement.</td>
</tr>
<tr>
<td>TO</td>
<td>see STOP</td>
<td>An alias for STOP in .FFT statements</td>
</tr>
<tr>
<td>NP</td>
<td>1024</td>
<td>Specifies the number of points used in the FFT analysis. NP must be a power of 2; if NP is not a power of 2, Star-Hspice automatically adjusts it to the closest higher number that is a power of 2.</td>
</tr>
<tr>
<td>FORMAT</td>
<td>NORM</td>
<td>Specifies the output format: NORM= normalized magnitude UNORM= unnormalized magnitude</td>
</tr>
</tbody>
</table>
Example

Below are four examples of valid .FFT statements.

```
  .fft v(1)
  .fft v(1,2) np=1024 start=0.3m stop=0.5m freq=5.0k window=kaiser alfa=2.5
  .fft I(rload) start=0m to=2.0m fmin=100k fmax=120k format=unorm
  .fft par('v(1) + v(2)') from=0.2u stop=1.2u window=harris
```
Only one output variable is allowed in an .FFT command. The following is an incorrect use of the command.

```
.fft v(1) v(2) np=1024
```

The correct use of the command is shown in the example below. In this case, an .ft0 and an .ft1 file are generated for the FFT of v(1) and v(2), respectively.

```
.fft v(1) np=1024
.fft v(2) np=1024
```
Examining the FFT Output

Star-Hspice prints the results of the FFT analysis in a tabular format in the .lis file, based on the parameters in the .FFT statement. The normalized magnitude values are printed unless you specify FORMAT= UNORM, in which case unnormalized magnitude values are printed. The number of printed frequencies is half the number of points (NP) specified in the .FFT statement.

If you specify a minimum or a maximum frequency using FMIN or FMAX, the printed information is limited to the specified frequency range. Moreover, if you specify a frequency of interest using FREQ, then the output is limited to the harmonics of this frequency, along with the percent of total harmonic distortion.

In the sample output below, notice that all the parameters used in the FFT analysis are defined in the header.

```
****** Sample FFT output extracted from the .lis file
fft test ... sine
     ****** fft analysis tnom= 25.000 temp= 25.000

fft components of transient response v(1)

Window: Rectangular
First Harmonic: 1.0000k
Start Freq: 1.0000k
Stop Freq: 10.0000k

dc component: mag(db)= -1.132D+02 mag= 2.191D-06 phase= 1.800D+02

frequency    frequency    fft_mag     fft_mag    fft_phase
index  (hz)        (db)                    (deg)
2         1.0000k      0.          1.0000      -3.8093m
4         2.0000k   -125.5914    525.3264n     -5.2406
6         3.0000k   -106.3740      4.8007u    -98.5448
8         4.0000k   -113.5753      2.0952u     -5.5966
10         5.0000k   -112.6689      2.3257u   -103.4041
12         6.0000k   -118.3365      1.2111u    167.2651
14         7.0000k   -109.8888      3.2030u   -100.7151
16         8.0000k   -117.4413      1.3426u    161.1255
```
Performing FFT Spectrum Analysis

Examing the FFT Output

<table>
<thead>
<tr>
<th>Frequency Index</th>
<th>Frequency</th>
<th>fft_mag (dB)</th>
<th>fft_mag (u)</th>
<th>THD (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>18</td>
<td>9.0000k</td>
<td>-97.5293</td>
<td>13.2903u</td>
<td>70.0515</td>
</tr>
<tr>
<td>20</td>
<td>10.0000k</td>
<td>-114.3693</td>
<td>1.9122u</td>
<td>-12.5492</td>
</tr>
</tbody>
</table>

Total harmonic distortion = 1.5065m percent

The preceding example specifies a frequency of 1 kHz and THD up to 10 kHz, which corresponds to the first ten harmonics.

**Note:** The highest frequency shown in the Star-Hspice FFT output might not be exactly the same as the specified FMAX, due to adjustments made by Star-Hspice.

Table 19-3 describes the output of the Star-Hspice FFT analysis.

**Table 19-3: .FFT Output Description**

<table>
<thead>
<tr>
<th>Column Heading</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency Index</td>
<td>Runs from 1 to NP/2, or the corresponding index for FMIN and FMAX. Note that the DC component corresponding to the index 0 is displayed independently.</td>
</tr>
<tr>
<td>Frequency</td>
<td>The actual frequency associated with the index</td>
</tr>
<tr>
<td>fft_mag (dB), fft_mag</td>
<td>There are two FFT magnitude columns, the first in dB and the second in the units of the output variable. The magnitude is normalized unless UNORM format is specified.</td>
</tr>
<tr>
<td>fft_phase</td>
<td>The associated phase, in degrees</td>
</tr>
</tbody>
</table>

A `.ft#` file is generated, in addition to the listing file, for each FFT output variable. The `.ft#` file contains the graphical data needed to display the FFT analysis results in AvanWaves. The magnitude in dB and the phase in degrees are available for display.

**Notes:**

1. The following formula should be used as a guideline when specifying a frequency range for FFT output:

   \[
   \text{frequency increment} = \frac{1.0}{(\text{STOP} - \text{START})}
   \]
Each frequency index corresponds to a multiple of this increment. Hence, to obtain a finer frequency resolution you should maximize the duration of the time window.

2. FMIN and FMAX have no effect on the *.ft0, *.ft1, ..., *.ftn files.
AM Modulation

This example input listing on the following page shows a 1 kHz carrier (FC) that is modulated by a 100 Hz signal (FM). The voltage at node 1, which is an AM signal, can be described by

\[
1 = sa \cdot (offset + \sin(\omega_m (Time - td))) \cdot \sin(\omega_c (Time - td))
\]

The preceding equation can be expanded as follows.

\[
v(1) = (sa \cdot offset \cdot \sin(\omega_c (Time - td))) + 0.5 \cdot sa \cdot \cos((\omega_c - \omega_m)(Time - td))) - 0.5 \cdot sa \cdot \cos((\omega_c + \omega_m)(Time - td))
\]

where

\[
\omega_c = 2\pi f_c
\]

\[
\omega_f = 2\pi f_m
\]

The preceding equations indicate that \(v(1)\) is a summation of three signals with frequency \(f_c\), \((f_c - f_m)\), and \((f_c + f_m)\) — namely, the carrier frequency and the two sidebands.

Input Listing

AM Modulation

.OPTION post
.PARAM sa=10 offset=1 fm=100 fc=1k td=1m
VX 1 0 AM(sa offset fm fc td)
Rx 1 0
.TRAN 0.01m 52m
.FFT V(1) START=10m STOP=40m FMIN=833 FMAX=1.16K
.END
Output Listing

The relevant portion of the listing file is shown below.

*********
am modulation
****** fft analysis
25.000
******
fft components of transient response v(1)
Window: Rectangular
Start Freq: 833.3333
Stop Freq: 1.1667k
dc component: mag(db)= -1.480D+02 mag= 3.964D-08 phase= 0.000D+00

<table>
<thead>
<tr>
<th>frequency</th>
<th>frequency</th>
<th>fft_mag</th>
<th>fft_mag</th>
<th>fft_phase</th>
</tr>
</thead>
<tbody>
<tr>
<td>index</td>
<td>(hz)</td>
<td>(db)</td>
<td></td>
<td>(deg)</td>
</tr>
<tr>
<td>25</td>
<td>833.3333</td>
<td>-129.4536</td>
<td>336.7584n</td>
<td>-113.0047</td>
</tr>
<tr>
<td>26</td>
<td>866.6667</td>
<td>-143.7912</td>
<td>64.6308n</td>
<td>45.6195</td>
</tr>
<tr>
<td>27</td>
<td>900.0000</td>
<td>-6.0206</td>
<td>500.0008m</td>
<td>35.9963</td>
</tr>
<tr>
<td>28</td>
<td>933.3333</td>
<td>-125.4909</td>
<td>531.4428n</td>
<td>112.6012</td>
</tr>
<tr>
<td>29</td>
<td>966.6667</td>
<td>-142.7650</td>
<td>72.7360n</td>
<td>-32.3152</td>
</tr>
<tr>
<td>30</td>
<td>1.0000k</td>
<td>0.</td>
<td>1.0000</td>
<td>-90.0050</td>
</tr>
<tr>
<td>31</td>
<td>1.0333k</td>
<td>-132.4062</td>
<td>239.7125n</td>
<td>-9.0718</td>
</tr>
<tr>
<td>32</td>
<td>1.0667k</td>
<td>-152.0156</td>
<td>25.0738n</td>
<td>3.4251</td>
</tr>
<tr>
<td>33</td>
<td>1.1000k</td>
<td>-6.0206</td>
<td>499.9989m</td>
<td>143.9933</td>
</tr>
<tr>
<td>34</td>
<td>1.1333k</td>
<td>-147.0134</td>
<td>44.5997n</td>
<td>-3.0046</td>
</tr>
<tr>
<td>35</td>
<td>1.1667k</td>
<td>-147.7864</td>
<td>40.8021n</td>
<td>-4.7543</td>
</tr>
</tbody>
</table>

***** job concluded

Graphical Output

Figures 19-4 and 19-5 display the results. Figure 19-4 shows the time domain curve of node 1. Figure 19-5 shows the frequency domain components of the magnitude of node 1. Note the carrier frequency at 1 kHz, with two sideband frequencies 100 Hz apart. The third, fifth, and seventh harmonics are more than 100 dB below the fundamental, indicating excellent numerical accuracy. Since the time domain data contains an integer multiple of the period, no windowing is needed.
Performing FFT Spectrum Analysis

AM Modulation

Figure 19-4: AM Modulation

Figure 19-5: AM Modulation Spectrum
Balanced Modulator and Demodulator

Demodulation, or detection, is the process of recovering a modulating signal from the modulated output voltage. The netlist below illustrates this process, using Star-Hspice behavioral models and FFT analysis to confirm the validity of the process in the frequency domain. The Laplace element is used in the low-pass filter. This filter introduces some delay in the output signal, which causes spectral leakage if no windowing is used in FFT. However, when window weighting is used to perform FFT, the spectral leakage is virtually eliminated. This can be verified from the THD of the two outputs shown in the output listing that follows. Since a 1 kHz output signal is expected, a frequency of 1 kHz is specified in the .FFT command. Additionally, specifying the desired FMAX provides the first few harmonics in the output listing for THD calculations.

Input Listing

Balanced Modulator & Demodulator Circuit

V1 mod1 GND sin(0 5 1K 0 0 0) $ modulating signal
r1 mod1 2 10k
r2 2 3 10k
r3 2 GND 10K
E1 3 GND OPAMP 2 GND $ buffered output of modulating signal
V2 mod2 GND sin(0 5 10K 0 0 0) $ modulated signal
E2 modout GND vol='(v(3)*v(mod2))/10.0' $ multiply to modulate
V3 8 GND sin(0 5 10K 0 0 0)
E3 demod GND vol='(v(modout)*v(8))/10.0' $ multiply to demodulate
* use a laplace element for filtering
E_filter lpout 0 laplace demod 0 67.11e6 / 66.64e6 6.258e3 1.0 $ filter out modulating signal
* .tran 0.2u 4m
.fft v(mod1)
.fft v(mod2)
.fft v(modout)
.fft v(demod)
Performing FFT Spectrum Analysis

```
.fft v(lpout) freq=1.0k fmax=10k $ ask to see the first few harmonics
.fft v(lpout) window=harris freq=1.0k fmax=10k $ window should + reduce spectral leakage
.probe tran v(mod1) V(mod2) v(modout) v(demod) v(lpout)
.option acct post probe
.end
```

Output Listing

The relevant portion of the output listing is shown below to illustrate the effect of windowing in reducing spectral leakage and consequently, reducing the THD.

```
balanced modulator & demodulator circuit
    ****** fft analysis tnom= 25.000 temp= 25.000
    ******
    fft components of transient response v(lpout)
    Window: Rectangular
    First Harmonic: 1.0000k
    Start Freq: 1.0000k
    Stop Freq: 10.0000k
    dc component: mag(db)= -3.738D+01 mag= 1.353D-02 phase= 1.800D+02
    frequency    frequency    fft_mag     fft_mag     fft_phase
                   (hz)        (db)                    (deg)
    index          1.0000k      0.          1.0000      35.6762
                   2.0000k    -26.6737     46.3781m    122.8647
                   3.0000k    -31.4745     26.6856m    108.1100
                   4.0000k    -34.4833     18.8728m    103.6867
                   5.0000k    -36.6608     14.6880m    101.8227
                   6.0000k    -38.3737     12.0591m    100.9676
                   7.0000k    -39.7894      10.2455m    100.6167
                   8.0000k    -40.9976      8.9150m     100.5559
                   9.0000k    -42.0524     7.8955m     100.6783
                  10.0000k    -42.9888     7.0886m     100.9240
    total harmonic distortion = 6.2269 percent
    ******
```

balanced modulator & demodulator circuit
Balanced Modulator and Demodulator

Performing FFT Spectrum Analysis

****** fft analysis
tnom= 25.000 temp= 25.000
******
fft components of transient response v(lpout)

Window: Blackman-Harris
First Harmonic: 1.0000k
Start Freq: 1.0000k
Stop Freq: 10.0000k
dc component: mag(db)= -8.809D+01 mag= 3.938D-05 phase= 1.800D+02

<table>
<thead>
<tr>
<th>frequency</th>
<th>fft_mag</th>
<th>fft_phase</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>1.0000k</td>
<td>0.0000</td>
</tr>
<tr>
<td>8</td>
<td>-66.5109</td>
<td>-78.8512</td>
</tr>
<tr>
<td>12</td>
<td>-97.5914</td>
<td>-55.7167</td>
</tr>
<tr>
<td>16</td>
<td>-107.8004</td>
<td>-41.6389</td>
</tr>
<tr>
<td>20</td>
<td>-117.9984</td>
<td>-23.9325</td>
</tr>
<tr>
<td>24</td>
<td>-125.0965</td>
<td>33.3195</td>
</tr>
<tr>
<td>28</td>
<td>-123.6795</td>
<td>74.0461</td>
</tr>
<tr>
<td>32</td>
<td>-122.4362</td>
<td>86.5049</td>
</tr>
<tr>
<td>36</td>
<td>-122.0336</td>
<td>91.6976</td>
</tr>
<tr>
<td>40</td>
<td>-122.0388</td>
<td>94.5380</td>
</tr>
</tbody>
</table>

total harmonic distortion = 47.2763m percent
******

The signals and their spectral content are shown in Figures 19-6 through 19-14. The modulated signal contains only the sum and the difference of the carrier frequency and the modulating signal (1 kHz and 10 kHz). At the receiver end the carrier frequency is recovered in the demodulated signal, which also shows a 10 kHz frequency shift in the above signals (to 19 kHz and 21 kHz).

A low-pass filter is used to extract the carrier frequency using a second order Butterworth filter. Use of a Harris window significantly improves the noise floor in the filtered output spectrum and reduces THD in the output listing (from 9.23% to 0.047%). However, it appears that a filter with a steeper transition region and better delay characteristics is needed to suppress the modulating frequencies below the -60 dB level. The “Filtered Output Signal” waveform in Figure 19-9 is normalized.
Figure 19-6: Modulating and Modulated Signals

Figure 19-7: Modulated Signal
Figure 19-8: Demodulated Signal

Figure 19-9: Filtered Output Signal
Figure 19-10: Modulating and Modulated Signal Spectrum

Figure 19-11: Modulated Signal Spectrum
**Figure 19-12: Demodulated Signal Spectrum**

**Figure 19-13: Filtered Output Signal (no window)**
Figure 19-14: Filtered Output Signal (Blackman-Harris window)
**Signal Detection Test Circuit**

This example is a high frequency mixer test circuit, illustrating the effect of using a window to detect a weak signal in the presence of a strong signal at a nearby frequency. Two high frequency signals are added that have a 40 dB separation (that is, amplitudes are 1.0 and 0.01).

**Input Listing**

Signal Detection Test Circuit For FFT
v1 1 0 sin(0 1 1470.2Meg 0 0 90)
r1 1 0 1
v2 2 0 sin(0 0.01 1560.25Meg 0 0 90)
r2 2 0 1
E1 3 0 vol='v(1)+v(2)'
r3 3 0 1
.tran 0.1n 102.4n
.option post probe
.fft v(3)
.fft v(3) window=Bartlett fmin=1.2g fmax=2.2g
.fft v(3) window=hanning fmin=1.2g fmax=2.2g
.fft v(3) window=hamming fmin=1.2g fmax=2.2g
.fft v(3) window=blackman fmin=1.2g fmax=2.2g
.fft v(3) window=harris fmin=1.2g fmax=2.2g
.fft v(3) window=gaussian fmin=1.2g fmax=2.2g
.fft v(3) window=kaiser fmin=1.2g fmax=2.2g
.end

For comparison with the rectangular window in Figure 19-15, the spectra of the output for all of the FFT window types are shown in Figures 19-16 through 19-22. Without windowing, the weak signal is essentially undetectable due to spectral leakage.
Performing FFT Spectrum Analysis

In the Bartlett window in Figure 19-16, notice the dramatic decrease in the noise floor over the rectangular window (from -55 to more than -90 dB). The cosine windows (Hanning, Hamming, Blackman, and Blackman-Harris) all produce better results than the Bartlett window. However, the degree of separation of the two tones and the noise floor is best with the Blackman-Harris window. The final two windows (Figures 19-21 and 19-22) are parameterized with ALFA=3.0, which is the default value in Star-Hspice. These two windows also produce acceptable results, especially the Kaiser-Bessel window, which gives sharp separation of the two tones and almost a -100-dB noise floor.

Such processing of high frequencies, as demonstrated in this example, shows the numerical stability and accuracy of the FFT spectrum analysis algorithms in Star-Hspice.
Figure 19-16: Mixer Output Spectrum, Bartlett Window

Figure 19-17: Mixer Output Spectrum, Hanning Window
Figure 19-18: Mixer Output Spectrum, Hamming Window

Figure 19-19: Mixer Output Spectrum, Blackman Window
Figure 19-20: Mixer Output Spectrum, Blackman-Harris Window

Figure 19-21: Mixer Output Spectrum, Gaussian Window
Figure 19-22: Mixer Output Spectrum, Kaiser-Bessel Window

References

Signal Detection Test Circuit

Performing FFT Spectrum Analysis
Chapter 20

Modeling Filters and Networks

Applying Kirchhoff’s laws to circuits containing energy storage elements results in simultaneous differential equations in the time domain that must be solved to analyze the circuit’s behavior. The solution of any equation of higher than first order can be difficult, and some driving functions cannot be solved easily by classical methods.

In both cases, the solution might be simplified using Laplace transforms to convert time domain equations containing integral and differential terms to algebraic equations in the frequency domain.

This chapter covers the following topics:

- Understanding Transient Modeling
- Using G and E Elements
- Laplace and Pole-Zero Modeling
- Modeling Switched Capacitor Filters
Understanding Transient Modeling

The Laplace transform method also provides an easy way of relating a circuit’s behavior in time and frequency-domains, facilitating simultaneous work in those domains.

The performance of the algorithm Star-Hspice uses for Laplace and pole/zero transient modeling is better than the performance of the Fast Fourier Transform (FFT) algorithm. Laplace and pole/zero transient modeling is invoked by using a LAPLACE or POLE function call in a source element statement.

Laplace transfer functions are especially useful in top-down system design, using ideal transfer functions instead of detailed circuit designs. Star-Hspice also allows you to mix Laplace transfer functions with transistors and passive components. Using this capability, a system may be modeled as the sum of the contributing ideal transfer functions, which can be progressively replaced by detailed circuit models as they become available. Laplace transfer functions are also conveniently used in control systems and behavioral models containing nonlinear elements.

Using Laplace transforms can reduce the long simulation times (as well as design time) of large interconnect systems, such as clock distribution networks, for which you can use methods such as asymptotic waveform evaluation (AWE) to create a Laplace transfer function model. The AWE model can represent the large circuit with just a few poles. You can input these poles through a Laplace transform model to closely approximate the delay and overshoot characteristics of many networks in a fraction of the original simulation time.

Pole/zero analysis is important in determining the stability of the design. The POLE function in Star-Hspice is useful when the poles and zeros of the circuit are provided, or they can be derived from the transfer function. (You can use the Star-Hspice .PZ statement to find poles and zeros. See “.PZ (Pole/Zero) Statement” on page 18-3 for information about the .PZ statement).
Frequency response, an important analog circuit property, is normally specified as a ratio of two complex polynomials (functions of complex frequencies) with positive real coefficients. Frequency response can be given in the form of the locations of poles and zeros or can be in the form of a frequency table.

Complex circuits are usually designed by interconnecting smaller functional blocks of known frequency response, either in pole/zero or frequency table form. For example, you can design a band-reject filter by interconnecting a low-pass filter, a high-pass filter, and an adder. The designer should study the function of the complex circuit in terms of its component blocks before designing the actual circuit. After testing the functionality of the component blocks, they can be used as a reference in using optimization techniques to determine the complex element’s value.
Using G and E Elements

This section describes how to use the G and E Elements.

Laplace Transform Function Call

Use the Star-Hspice G and E Elements (controlled behavioral sources) as linear functional blocks or elements with specific frequency responses in the following forms:

- **Laplace Transform**
- **Pole-Zero Function**
- **Frequency Response Table**

The frequency response is called the impulse response and is denoted by $H(s)$, where $s$ is a complex frequency variable ($s = j2\pi f$). In Star-Hspice, the frequency response is obtained by performing an AC analysis with AC=1 in the input source (the Laplace transform of an impulse is 1). The input and output of the G and E Elements with specified frequency response are related by the expression:

$$Y(j2\pi f) = H(j2\pi f) \cdot X(j2\pi f)$$

where $X$, $Y$ and $H$ are the input, the output, and the transfer function at frequency $f$.

For AC analysis, the frequency response is determined by the above relation at any frequency. For operating point and DC sweep analysis, the relation is the same, but the frequency is zero.

The transient analysis is more complicated than the frequency response. The output is a convolution of the input waveform with the impulse response $h(t)$:

$$y(t) = \int_{-\infty}^{t} x(\tau) \cdot h(t - \tau) \cdot d\tau$$
In discrete form, the output is

\[ y(k\Delta) = \Delta \sum_{m=0}^{k} x(m\Delta) \cdot h[(k-m) \cdot \Delta], \ k = 0, 1, 2, \ldots \]

where the \( h(t) \) can be obtained from \( H(f) \) by the inverse Fourier integral:

\[ h(t) = \int_{-\infty}^{\infty} H(f) \cdot e^{j2\pi ft} \cdot df \]

The inverse discrete Fourier transform is given by

\[ h(m\Delta) = \frac{1}{N \cdot \Delta} \sum_{n=0}^{N-1} H(f_n) \cdot e^{\frac{j2\pi nm}{N}}, \ m = 0, 1, 2, \ldots, N-1 \]

where \( N \) is the number of equally spaced time points and \( \Delta \) is the time interval or time resolution.

For the frequency response table form (FREQ) of the LAPLACE function, Star-Hspice’s performance-enhanced algorithm is used to convert \( H(f) \) to \( h(t) \). This algorithm requires \( N \) to be a power of 2. The frequency point \( f_n \) is determined by

\[ f_n = \frac{n}{N \cdot \Delta}, \ n = 0, 1, 2, \ldots, N-1 \]

where \( n > N/2 \) represents the negative frequencies. The Nyquist critical frequency is given by

\[ f_c = f_{N/2} = \frac{1}{2 \cdot \Delta} \]

Since the negative frequencies responses are the image of the positive ones, only \( N/2 \) frequency points are required to evaluate \( N \) time points of \( h(t) \). The larger \( f_c \) is, the more accurate the transient analysis results are. However, for large \( f_c \), the
Δ becomes smaller, and computation time increases. The maximum frequency of interest depends on the functionality of the linear network. For example, in a low-pass filter, $f_c$ can be set to the frequency at which the response drops by 60 dB (a factor of 1000).

$$|H(f_c)| = \frac{|H_{max}|}{1000}$$

Once $f_c$ is selected or calculated, then $Δ$ can be determined by

$$Δ = \frac{1}{2 \cdot f_c}$$

Notice the frequency resolution

$$Δf = f_1 = \frac{1}{N \cdot Δ}$$

is inversely proportional to the maximum time $(N \cdot Δ)$ over which $h(t)$ is evaluated. Therefore, the transient analysis accuracy also depends on the frequency resolution or the number of points $(N)$. You can specify the frequency resolution DELF and maximum frequency MAXF in the G or E Element statement. $N$ is calculated by $2 \cdot MAXF/DELF$. Then, $N$ is modified to be a power of 2. The effective DELF is determined by $2 \cdot MAXF/N$ to reflect the changes in $N$.

**Laplace Transform**

The syntax of the LAPLACE function is:

- Transconductance $H(s)$:
  
  $Gxxx \ n_+ \ n_- \ LAPLACE \ in_+ \ in_- \ k_0, \ k_1, \ ... , \ k_n / d_0, \ d_1, \ ... , \ d_m$

  $<SCALE=val> \ <TC1=val> \ <TC2=val> \ <M=val>$

- Voltage Gain $H(s)$:
  
  $Exxx \ n_+ \ n_- \ LAPLACE \ in_+ \ in_- \ k_0, \ k_1, \ ... , \ k_n / d_0,$
H(s) is a rational function in the following form:

\[ H(s) = \frac{k_0 + k_1 s + \ldots + k_n s^n}{d_0 + d_1 s + \ldots + d_m s^m} \]

All the coefficients \( k_0, k_1, \ldots, d_0, d_1, \ldots \) can be parameterized.

Example

Glowpass 0 out LAPLACE in 0 1.0 / 1.0 2.0 2.0 1.0
Ehipass out 0 LAPLACE in 0 0.0,0.0,0.0,1.0 / 1.0,2.0,2.0,1.0

The Glowpass element statement describes a third-order low-pass filter with the transfer function

\[ H(s) = \frac{1}{1 + 2s + 2s^2 + s^3} \]

The Ehipass element statement describes a third-order high-pass filter with the transfer function

\[ H(s) = \frac{s^3}{1 + 2s + 2s^2 + s^3} \]

Pole-Zero Function

The syntax is:

Transconductance \( H(s) \):

\[ \text{Gxxx n+ n- POLE in+ in- a } \alpha_{z1}, f_{z1}, \ldots, \alpha_{zn}, f_{zn} / b, + \alpha_{p1}, f_{p1}, \ldots, \alpha_{pm}, f_{pm} <\text{SCALE=val}> <\text{TC1=val}> + <\text{TC2=val}> <\text{M=val}> \]

Voltage Gain \( H(s) \):
Exxx n+ n- POLE in+ in- a \alpha_{z1}, f_{z1}, \ldots, \alpha_{zn}, f_{zn} / b,
+ \alpha_{p1}, f_{p1}, \ldots, \alpha_{pm}, f_{pm}\ <\text{SCALE}=val> <\text{TC1}=val>
+ <\text{TC2}=val>

H(s) in terms of poles and zeros is defined by:

\[ H(s) = \frac{a \cdot (s + \alpha_{z1} - j2\pi f_{z1}) \cdots (s + \alpha_{zn} - j2\pi f_{zn})}{b \cdot (s + \alpha_{p1} - j2\pi f_{p1}) \cdots (s + \alpha_{pm} - j2\pi f_{pm})} \]

Notice the complex poles or zeros are in conjugate pairs. In the element
description, only one of them is specified, and the program includes the
conjugate. The a, b, \alpha, and f values can be parameterized.

Example

Ghigh_pass 0 out POLE in 0 1.0 0.0,0.0 / 1.0 0.001,0.0
Elow_pass out 0 POLE in 0 1.0 / 1.0, 1.0,0.0 0.5,0.1379

The Ghigh_pass statement describes a high-pass filter with transfer function

\[ H(s) = \frac{1.0 \cdot (s + 0.0 + j \cdot 0.0)}{1.0 \cdot (s + 0.001 + j \cdot 0.0)} \]

The Elow_pass statement describes a low-pass filter with transfer function

\[ H(s) = \frac{1.0}{1.0 \cdot (s + 1)(s + 0.5 + j2\pi \cdot 0.1379)(s + 0.5 - (j2\pi \cdot 0.1379))} \]

Frequency Response Table

The syntax is:

Transconductance H(s):

\[ Gxxx \ n+ n- \text{ FREQ} \ \text{in+ in-} \ f_1, a_1, \phi_1, \ldots, f_i, a_i, \phi_i \]
+ <DELF=val> <MAXF=val> <SCALE=val> <TC1=val>
+ <TC2=val> <M=val> <LEVEL=val>
+ <INTERPOLATION=val> <EXTRAPOLATION=val>
+ <ACCURACY=val>
Voltage Gain $H(s)$:

```
Exxx n+ n- FREQ in+ in- f₁, a₁, φ₁, ..., fᵢ, aᵢ, φᵢ
+ <DELF=val> <MAXF=val> <SCALE=val> <TC1=val>
+ <TC2=val>
```

Each $fᵢ$ is a frequency point in hertz, $aᵢ$ is the magnitude in dB, and $φᵢ$ is the phase in degrees. At each frequency the network response, magnitude, and phase are calculated by interpolation. The magnitude (in dB) is interpolated logarithmically as a function of frequency. The phase (in degrees) is interpolated linearly as a function of frequency.

\[
|H(j2πf)| = \left(\frac{aᵢ - aₖ}{\log fᵢ - \log fₖ}\right)(\log f - \log fᵢ) + aᵢ
\]

\[
∠H(j2πf) = \left(\frac{φᵢ - φₖ}{fᵢ - fₖ}\right)(f - fᵢ) + φᵢ
\]

---

**Note:** A new frequency table G element, with improved accuracy, was introduced in Star-Hspice 2001.2. You can choose how to interpolate and extrapolate this new element, as described in the next section, Element Statement Parameters.

---

**Example**

```
Eftable output 0 FREQ input 0
+ 1.0k -3.97m 293.7
+ 2.0k -2.00m 211.0
+ 3.0k 17.80m 82.45
+ ...........
+ 10.0k -53.20 -1125.5
```

The first column is frequency in hertz, the second is magnitude in dB, and third is phase in degrees. The LEVEL must be set to 1 for a high-pass filter, and the last frequency point must be the highest frequency response value that is a real number with zero phase. The frequency, magnitude, and phase in the table can be parameterized.
Element Statement Parameters

These keywords are common to the three forms, Laplace, pole-zero, and frequency response table described above.

**ACCURACY**

Used only in G element with frequency response table.

0: default. The most accurate control voltage at each time point is achieved by linear interpolation of closest 2 time points

1: faster mode. The control voltage at each time point is determined from the simulated time point just before the target. The smaller the time step is set, the closer the result will be to the most accurate mode.

2: method used in release 2000.4 and prior.

**DELF, DELTA**

Frequency resolution Δf. The inverse of DELF is the time window over which h(t) is calculated from H(s). The smaller DELF is, the more accurate the transient analysis, and the longer the CPU time. The number of points, N, used in the conversion of H(s) to h(t) is N=2\cdot MAXF/DELF. Since N must be a power of 2, the DELF is adjusted. The default is 1/TSTOP. In G element with FREQ and ACCURACY = 0 or 1, circular convolution for periodic input will be done by limiting the period by setting DELF = 1/T :T < TSTOP.

**EXTRAPOLATION**

Extrapolation scheme used only in G element with frequency response table.

0: default. Linear interpolation using the last two boundary points

1: the last boundary point is used

**FREQ**

Keyword to indicate that the transfer function is described by a frequency response table. Do not use FREQ as a node name in a G or E Element.
**INTERPOLATION**  
Interpolation scheme used only in G element with frequency response table.

0: default, piece wise linear  
1: piece wise step  
2: b-spline curve fit

**LAPLACE**  
Keyword to indicate the transfer function is described by a Laplace transform function. Do not use LAPLACE as a node name on a G or E Element.

**LEVEL**  
Used only in elements with frequency response table. This parameter must be set to 1 if the element represents a high-pass filter.

**M**  
G Element multiplier. This parameter is used to represent $M$ G Elements in parallel. Default is 1.

**MAXF, MAX**  
Maximum or the Nyquist critical frequency. The larger the MAXF the more accurate the transient results and the longer is the CPU time. The default is $1024 \cdot DELF$. Thee parameters are applicable only when the FREQ parameter is also used.

**POLE**  
Keyword to indicate the transfer function is described by the pole and zero location. Do not use POLE as a node name on a G or E Element.

**SCALE**  
Element value multiplier

**TC1, TC2**  
First- and second-order temperature coefficients. The default is zero. The SCALE is updated by temperature:

$$SCALE_{eff} = SCALE \cdot (1 + TC1 \cdot \Delta t + TC2 \cdot \Delta$$
Notes

- Pole/zero analysis is not allowed when the data file contains elements with frequency response specifications. If you include a MAXF=<par> specification in a G or Element Statement, Star-Hspice issues a warning that MAXF is ignored. This is normal.

- Interpolation, Extrapolation, and Accuracy options are only for G (with FREQ) element

- The interpolation and extrapolation parameters noted above are available if ACCURACY = 0 or 1. If ACCURACY = 2, then interpolation/extrapolation is performed as mentioned earlier under “Frequency Response Table” on page 20-8.

- Circular convolution is performed when G element ACCURACY = 0 or 1 (see Figure 20-7: )

Laplace Band-Reject Filter

This example models an active band-reject filter with 3-dB points at 100 and 400 Hz and greater than 35 dB of attenuation between 175 and 225 Hz. The band-reject filter is made up of low-pass and high-pass filters and an adder. The low-pass and high-pass filters are fifth order Chebyshev with a 0.5-dB ripple.

Figure 20-1: Band-Reject Filter
Example

BandstopL.sp band_reject filter
.OPTIONS PROBE POST=2
.AC DEC 50 10 5k
.PROBE AC VM(out_low) VM(out_high) VM(out)
.PROBE AC VP(out_low) VP(out_high) VP(out)
.TRAN .01m 12m
.PROBE V(out_low) V(out_high) V(out)
.GRAPH v(in) V(out)
Vin in 0 AC 1 SIN(0,1,250)

Band_Reject Filter Circuit
Elp3 out_low3 0 LAPLACE in 0
+ 1 / 1 6.729m 15.62988u 27.7976n
Elp out_low 0 LAPLACE out_low3 0
+ 1 / 1 0.364m 2.7482u
Ehp3 out_high3 0 LAPLACE in 0
+ 0,0,0,9.261282467p /
+ 1,356.608u,98.33419352n,9.261282467p
Ehp out_high 0 LAPLACE out_high3 0
+ 0 0 144.03675n / 1 83.58u 144.03675n
Eadd out 0 VOL=’-V(out_low) - V(out_high)’
Rl out 0 1e6
.END
Figure 20-2: Frequency Response of the Band-Reject Filter
Figure 20-3: Transient Response of the Band-Reject Filter to a 250 Hz Sine Wave

Laplace Low-Pass Filter

This example simulates a third-order low-pass filter with a Butterworth transfer function, comparing the results of the actual circuit and the functional G Element with third-order Butterworth transfer function for AC and transient analysis.

Figure 20-4: Third-Order Active Low-Pass Filter
The third-order Butterworth transfer function that describes the above circuit is:

\[
H(s) = \frac{1.0}{1.0 \cdot (s + 1)(s + 0.5 + j2\pi \cdot 0.1379)(s + 0.5 - (j2\pi \cdot 0.1379))}
\]

The following is the input listing of the above filter. Notice the pole locations are parameterized on the G Element. Also, only one of the complex poles is specified. The conjugate pole is derived by the program. The output of the circuit is node “out” and the output of the functional element is “outg”.

**Example**

This is an example of a third-order low-pass Butterworth filter:

```
Low_Pass.sp 3rd order low-pass Butterworth
.OPTIONS POST=2 PROBE INTERP=1 DCSTEP=1e8
.PARAM a=1.0 b=1.0 ap1=1.0 fp1=0.0 ap2=0.5 fp2=0.1379
.AC DEC 25 0.01 10
.PROBE AC VDB(out) VDB(outg) VP(out) VP(outg)
.TRAN .5 200
.PROBE V(in) V(outg) V(out)
.GRAPH V(outg) V(out)
VIN in 0 AC 1 PULSE(0,1,0,1,48,100)
* 3rd order low-pass described by G Element
Glow_pass 0 outg POLE in 0 a / b ap1,fp1 ap2,fp2
Rg outg 0 1
```

**Circuit Description**

```
R1 in 2 1
R2 2 3 1
R3 3 4 1
C1 2 0 1.392
C2 4 0 0.2024
C3 3 out 3.546
Eopamp out 0 OPAMP 4 out
.END
```
Figure 20-5: Frequency Response of Circuit and Functional Element
Circular Convolution Example

This example simulates a 30 degree phase shift filter using circular convolution. By setting DELF = 10MHz, the period of time domain response of the G element which will be obtained by IFFT based on input frequency table will be set to 100n seconds. FREQ G element performs convolution integral from t - T to t assuming that all the control voltage at t<0 is zero. Here, t is the target time point and T is the period of time domain response of the G element.

In this example, during time point is from 0 to 100n seconds, higher than 10MHz harmonics components due to input transition at t=0 is taken. So the circuit does not behave as a phase shift filter. After one period (t>100n seconds), circular convolution based on 100n seconds period will be performed and the transient result represents 30 degree phase shift for continuous periodic control voltage.
Notes

- V(ctrl): control voltage input
- V(expected): node which represents ideal 30 degree shifted wave of input
- V(test): output of the G element

30 Degree Phase Shift Circuit File

This example illustrates a 30 degree phase shift filter.
```
.tran 0.1n 300n
.options post=2 ingold=2 accurate

Vctrl ctrl gnd sin (0 1 10e6)

Gtest gnd test freq ctrl gnd
  + 1.0e00 0 30
  + 1.0e01 0 30
  + 1.0e02 0 30
  + 1.0e03 0 30
  + 1.0e04 0 30
  + 1.0e05 0 30
  + 1.0e06 0 30
  + 1.0e07 0 30
  + 1.0e08 0 30
  + 1.0e09 0 30
  + 1.0e10 0 30
  + MAXF=1.0e9 DELF=10e6

Rtest test gnd 1

Iexpected gnd 3 sin (0 1 10e6 0 0 30)
Vmes 2 3 expected 0v
Rexpected expected gnd 1
.end
```
Figure 20-7: Transient Response of the 30 Degree Phase Shift Filter
Laplace Transform (LAPLACE) Function

There are two forms of the Star-Hspice LAPLACE function call, one for transconductance and one for voltage gain transfer functions. See “Using G and E Elements” on page 20-4 for the general forms and “Element Statement Parameters” on page 20-10 for descriptions of the parameters.

General Form of the Transfer Function

To use the Star-Hspice LAPLACE modeling function, you must find the $k_0, \ldots, k_n$ and $d_0, \ldots, d_m$ coefficients of the transfer function. The transfer function is the s-domain (frequency domain) ratio of the output of a single-source circuit to the input, with initial conditions set to zero. The Laplace transfer function is represented by:

$$H(s) = \frac{Y(s)}{X(s)},$$

where $s$ is the complex frequency $j2\pi f$, $Y(s)$ is the Laplace transform of the output signal, and $X(s)$ is the Laplace transform of the input signal.

**Note:** In Star-Hspice, the impulse response $H(s)$ is obtained by performing an AC analysis, with AC=1 representing the input source. The Laplace transform of an impulse is 1. For an element with an infinite response at DC, such as a unit step function $H(s) = 1/s$, Star-Hspice uses the value of the EPSMIN option (the smallest number possible on the platform) for the transfer function in its calculations.

The general form of the transfer function $H(s)$ in the frequency domain is:

$$H(s) = \frac{k_0 + k_1 s + \ldots + k_n s^n}{d_0 + d_1 s + \ldots + d_m s^m}.$$
The order of the numerator of the transfer function cannot be greater than the order of the denominator, except for differentiators, for which the transfer function $H(s) = ks$. All of the transfer function’s $k$ and $d$ coefficients can be parameterized in the Star-Hspice circuit descriptions.

**Finding the Transfer Function**

The first step in determining the transfer function of a circuit is to convert the circuit to the $s$-domain by transforming each element’s value into its $s$-domain equivalent form.

Tables 20-1 and 20-2 show transforms used to convert some common functions to the $s$-domain. The next section provides examples of using transforms to determine transfer functions.

**Table 20-1: Laplace Transforms for Common Source Functions**

<table>
<thead>
<tr>
<th>$f(t)$, $t&gt;0$</th>
<th>Source Type</th>
<th>( \mathcal{L}{f(t)} = F(s) )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \delta(t) )</td>
<td>impulse</td>
<td>1</td>
</tr>
<tr>
<td>( u(t) )</td>
<td>step</td>
<td>( \frac{1}{s} )</td>
</tr>
<tr>
<td>( t )</td>
<td>ramp</td>
<td>( \frac{1}{s^2} )</td>
</tr>
<tr>
<td>( e^{at} )</td>
<td>exponential</td>
<td>( \frac{1}{s + a} )</td>
</tr>
<tr>
<td>( \sin \omega t )</td>
<td>sine</td>
<td>( \frac{\omega}{s^2 + \omega^2} )</td>
</tr>
<tr>
<td>( \cos \omega t )</td>
<td>cosine</td>
<td>( \frac{s}{s^2 + \omega^2} )</td>
</tr>
</tbody>
</table>
### Table 20-1: Laplace Transforms for Common Source Functions

<table>
<thead>
<tr>
<th>$f(t)$, $t&gt;0$</th>
<th>Source Type</th>
<th>$\mathcal{L} { f(t) } = F(s)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\sin(\omega t + \theta)$</td>
<td>sine</td>
<td>$\frac{s \sin(\theta) + \omega \cos(\theta)}{s^2 + \omega^2}$</td>
</tr>
<tr>
<td>$\cos(\omega t + \theta)$</td>
<td>cosine</td>
<td>$\frac{s \cos(\theta) - \omega \sin(\theta)}{s^2 + \omega^2}$</td>
</tr>
<tr>
<td>$\sinh \omega t$</td>
<td>hyperbolic sine</td>
<td>$\frac{\omega}{s^2 - \omega^2}$</td>
</tr>
<tr>
<td>$\cosh \omega t$</td>
<td>hyperbolic cosine</td>
<td>$\frac{s}{s^2 - \omega^2}$</td>
</tr>
<tr>
<td>$te^{-at}$</td>
<td>damped ramp</td>
<td>$\frac{1}{(s + a)^2}$</td>
</tr>
<tr>
<td>$e^{-at} \sin \omega t$</td>
<td>damped sine</td>
<td>$\frac{\omega}{(s + a)^2 + \omega^2}$</td>
</tr>
<tr>
<td>$e^{-at} \cos \omega t$</td>
<td>damped cosine</td>
<td>$\frac{s + a}{(s + a)^2 + \omega^2}$</td>
</tr>
</tbody>
</table>

### Table 20-2: Laplace Transforms for Common Operations

<table>
<thead>
<tr>
<th>$f(t)$</th>
<th>$\mathcal{L} { f(t) } = F(s)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Kf(t)$</td>
<td>$KF(s)$</td>
</tr>
<tr>
<td>$f_1(t) + f_2(t) - f_3(t) + \ldots$</td>
<td>$F_1(s) + F_2(s) - F_3(s) + \ldots$</td>
</tr>
<tr>
<td>$\frac{d}{dt}f(t)$</td>
<td>$sF(s) - f(0^-)$</td>
</tr>
</tbody>
</table>

---


20-23
Determining the Laplace Coefficients

The following examples describe how to determine the appropriate coefficients for the Laplace modeling function call in Star-Hspice.
LAPLACE Example 1 – Voltage Gain Transfer Function

To find the voltage gain transfer function for the circuit in Figure 20-8, convert the circuit to its equivalent $s$-domain circuit and solve for $v_o/v_g$.

**Figure 20-8: LAPLACE Example 1 Circuit**

Use transforms from Table 20-2 to convert the inductor, capacitor, and resistors. $\mathcal{L}(f(t))$ represents the Laplace transform of $f(t)$:

$$
\mathcal{L}\left\{\frac{d}{dt} f(t)\right\} = L \cdot (sF(s) - f(0)) = 50 \times 10^{-3} \cdot (s - 0) = 0.05s
$$

$$
\mathcal{L}\left\{\frac{1}{C}\int_0^t f(t)\,dt\right\} = \frac{1}{C} \cdot \left(\frac{F(s)}{s} + \frac{f^{-1}(0)}{s}\right) = \frac{1}{10^{-6}} \cdot \left(\frac{1}{s} + 0\right) = \frac{10^6}{s}
$$

$$
\mathcal{L}\{R_1 \cdot f(t)\} = R_1 \cdot F(s) = R_1 = 1000 \ \Omega
$$

$$
\mathcal{L}\{R_2 \cdot f(t)\} = R_2 \cdot F(s) = R_2 = 250 \ \Omega
$$

To convert the voltage source to the $s$-domain, use the $\sin \omega t$ transform from Table 20-1:

$$
\mathcal{L}\{2 \sin 3t\} = 2 \cdot \frac{3}{s^2 + 9} = \frac{6}{s^2 + 9}
$$
Figure 20-9 displays the $s$-domain equivalent circuit.

**Figure 20-9: S-Domain Equivalent of the LAPLACE Example 1 Circuit**

Summing the currents leaving node n2:

$$\frac{v_o - v_g}{1000} + \frac{v_o}{250 + 0.05s} + \frac{v_o s}{10^6} = 0$$

Solve for $v_o$:

$$v_o = \frac{1000(s + 5000)v_g}{s^2 + 6000s + 25 \times 10^6}$$

The voltage gain transfer function is:

$$H(s) = \frac{v_o}{v_g} = \frac{1000(s + 5000)}{s^2 + 6000s + 25 \times 10^6} = \frac{5 \times 10^6 + 1000s}{25 \times 10^6 + 6000s + s^2}$$

For the Star-Hspice Laplace function call, use $k_n$ and $d_m$ coefficients for the transfer function in the form:
The coefficients from the voltage gain transfer function above are:

\[ k_0 = 5 \times 10^6 \quad k_1 = 1000 \]
\[ d_0 = 25 \times 10^6 \quad d_1 = 6000 \quad d_2 = 1 \]

Using these coefficients, a Star-Hspice Laplace modeling function call for the voltage gain transfer function of the circuit in Figure 20-8 is:

```
Eexample1 n1 n0 LAPLACE n2 n0 5E6 1000 / 25E6 6000 1
```

**LAPLACE Example 2 – Differentiator**

You can model a differentiator using either G or E Elements as shown in the following example.

In the frequency domain:

- **E Element**: \[ V_{out} = k s V_{in} \]
- **G Element**: \[ I_{out} = k s V_{in} \]

In the time domain:

- **E Element**: \[ v_{out} = k \frac{dV_{in}}{dt} \]
- **G Element**: \[ i_{out} = k \frac{dV_{in}}{dt} \]
For a differentiator, the voltage gain transfer function is:

\[
H(s) = \frac{V_{\text{out}}}{V_{\text{in}}} = ks
\]

In the general form of the transfer function,

\[
H(s) = \frac{k_0 + k_1s + \ldots + k_ns^n}{d_0 + d_1s + \ldots + d_ms^m}
\]

If you set \(k_1 = k\) and \(d_0 = 1\) and the remaining coefficients are zero, then the equation becomes:

\[
H(s) = \frac{ks}{1} = ks
\]

Using the coefficients \(k_1 = k\) and \(d_0 = 1\) in the Laplace modeling, the Star-Hspice circuit descriptions for the differentiator are:

- Edif out GND LAPLACE in GND 0 k / 1
- Gdif out GND LAPLACE in GND 0 k / 1

**LAPLACE Example 3 – Integrator**

An integrator can be modeled by G or E Elements as follows:

In the frequency domain:

- **E Element:** \(V_{\text{out}} = \frac{k}{s}V_{\text{in}}\)
- **G Element:** \(I_{\text{out}} = \frac{k}{s}V_{\text{in}}\)
In the time domain:

\[ E \text{ Element:} \quad v_{\text{out}} = k \int v_{\text{in}} \, dt \]

\[ G \text{ Element:} \quad i_{\text{out}} = k \int v_{\text{in}} \, dt \]

For an integrator, the voltage gain transfer function is:

\[ H(s) = \frac{V_{\text{out}}}{V_{\text{in}}} = \frac{k}{s} \]

In the general form of the transfer function:

\[ H(s) = \frac{k_0 + k_1 s + \ldots + k_n s^n}{d_0 + d_1 s + \ldots + d_m s^m} \]

Like the previous example, if you make \( k_0 = k \) and \( d_1 = 1 \), then the equation becomes:

\[ H(s) = \frac{k + 0 + \ldots + 0}{0 + s + \ldots + 0} = \frac{k}{s} \]

**Laplace Transform POLE (Pole/Zero) Function**

This section describes the general form of the pole/zero transfer function and provides examples of converting specific transfer functions into pole/zero circuit descriptions.

**POLE Function Call**

The POLE function in Star-Hspice is useful when the poles and zeros of the circuit are available. The poles and zeros can be derived from the transfer function, as described in this chapter, or you can use the Star-Hspice \( .PZ \) statement to find them, as described in “\( .PZ \) (Pole/Zero) Statement” on page 18-3.
There are two forms of the Star-Hspice LAPLACE function call, one for transconductance and one for voltage gain transfer functions. See “Using G and E Elements” for the general forms and list of optional parameters.

To use the POLE pole/zero modeling function, find the \(a, b, f, \) and \(\alpha\) coefficients of the transfer function. The transfer function is the \(s\)-domain (frequency domain) ratio of the output of a single-source circuit to the input, with initial conditions set to zero.

**General Form of the Transfer Function**

The general expanded form of the pole/zero transfer function \(H(s)\) is:

\[
H(s) = \frac{a(s + \alpha_{z1} + j2\pi f_{z1})(s + \alpha_{z1} - j2\pi f_{z1})...(s + \alpha_{zn} + j2\pi f_{zn})(s + \alpha_{zn} - j2\pi f_{zn})}{b(s + \alpha_{p1} + j2\pi f_{p1})(s + \alpha_{p1} - j2\pi f_{p1})...(s + \alpha_{pm} + j2\pi f_{pm})(s + \alpha_{pm} - j2\pi f_{pm})} \tag{1}
\]

The \(a, b, \alpha,\) and \(f\) values can be parameterized.

**Example**

\[
\begin{align*}
\text{Ghigh\_pass} & \quad 0 \quad \text{out} \quad \text{POLE} \quad \text{in} \quad 0 \quad 1.0 \quad 0.0,0.0 / 1.0 \\
& \quad 0.001,0.0 \\
\text{Elow\_pass} & \quad \text{out} \quad 0 \quad \text{POLE} \quad \text{in} \quad 0 \quad / 1.0, \quad 1.0,0.0 \\
& \quad 0.5,0.1379
\end{align*}
\]

The Ghigh\_pass statement describes a high pass filter with transfer function:

\[
H(s) = \frac{1.0 \cdot (s + 0.0 + j \cdot 0.0)}{1.0 \cdot (s + 0.001 + j \cdot 0.0)}
\]

The Elow\_pass statement describes a low-pass filter with transfer function:

\[
H(s) = \frac{1.0}{1.0 \cdot (s + 1)(s + 0.5 + j2\pi \cdot 0.1379)(s + 0.5 - (j2\pi \cdot 0.1379))}
\]
To write a Star-Hspice pole/zero circuit description for an element, you need to know the element’s transfer function $H(s)$ in terms of the $a$, $b$, $f$, and $\alpha$ coefficients. Use the values of these coefficients in POLE function calls in the Star-Hspice circuit description.

First, however, simplify the transfer function, as described in the next section.

**Star-Hspice Reduced Form of the Transfer Function**

Complex poles and zeros occur in conjugate pairs (a set of complex numbers differ only in the signs of their imaginary parts):

\[
(s + \alpha_{pm} + j2\pi f_{pm})(s + \alpha_{pm} - j2\pi f_{pm}), \text{ for poles}
\]

and

\[
(s + \alpha_{zn} + j2\pi f_{zn})(s + \alpha_{zn} - j2\pi f_{zn}), \text{ for zeros}
\]

To write the transfer function in Star-Hspice pole/zero format, supply coefficients for one term of each conjugate pair and Star-Hspice provides the coefficients for the other term. If you omit the negative complex roots, the result is the reduced form of the transfer function, $\text{Reduced}\{H(s)\}$. Find the reduced form by collecting all the general form terms with negative complex roots:

\[
H(s) = \frac{a(s + \alpha_{z1} + j2\pi f_{z1})...(s + \alpha_{zn} + j2\pi f_{zn})}{b(s + \alpha_{p1} + j2\pi f_{p1})...(s + \alpha_{pm} + j2\pi f_{pm})} \cdot \frac{a(s + \alpha_{z1} - j2\pi f_{z1})...(s + \alpha_{zn} - j2\pi f_{zn})}{b(s + \alpha_{p1} - j2\pi f_{p1})...(s + \alpha_{pm} - j2\pi f_{pm})}
\]

(1)

Then discard the right-hand term, which contains all the terms with negative roots. What remains is the reduced form:

\[
\text{Reduced}\{H(s)\} = \frac{a(s + \alpha_{z1} + j2\pi f_{z1})...(s + \alpha_{zn} + j2\pi f_{zn})}{b(s + \alpha_{p1} + j2\pi f_{p1})...(s + \alpha_{pm} + j2\pi f_{pm})}
\]

(2)

For this function find the $a$, $b$, $f$, and $\alpha$ coefficients to use in a Star-Hspice POLE function for a voltage gain transfer function. The following examples show how to determine the coefficients and write POLE function calls for a high-pass filter and a low-pass filter.
POLE Example 1 – Highpass Filter

For a high-pass filter with a given transconductance transfer function, such as:

\[ H(s) = \frac{s}{s + 0.001} \]

Find the \(a\), \(b\), \(\alpha\), and \(f\) coefficients necessary to write the transfer function in the general form (1) shown previously, so that you can clearly see the conjugate pairs of complex roots. You only need to supply one of each conjugate pair of roots in the Laplace function call. Star-Hspice automatically inserts the other root.

To get the function into a form more similar to the general form of the transfer function, rewrite the given transconductance transfer function as:

\[ H(s) = \frac{1.0(s + 0.0)}{1.0(s + 0.001)} \]

Since this function has no negative imaginary parts, it is already in the Star-Hspice reduced form (2) shown previously. Now you can identify the \(a\), \(b\), \(f\), and \(\alpha\) coefficients so that the transfer function \(H(s)\) matches the reduced form. This matching process obtains the following values:

\[ \begin{align*}
&n = 1, m = 1, \\
&a = 1.0, \quad \alpha_{z1} = 0.0, \quad f_{z1} = 0.0 \\
&b = 1.0, \quad \alpha_{p1} = 0.001, \quad f_{p1} = 0.0
\end{align*} \]

Using these coefficients in the reduced form provides the desired transfer function:

\[ \frac{s}{s + 0.001} \]

So the general transconductance transfer function POLE function call,

\[
\text{Gxxx n+ n- POLE in+ in- a } \alpha_{z1}, f_{z1} \ldots \alpha_{z_n}, f_{z_n} / \text{ b } \alpha_{p1}, f_{p1} \ldots \alpha_{p_m}, f_{p_m}
\]

for an element named \textit{Ghigh\_pass} becomes:

\textit{Ghigh\_pass gnd out POLE in gnd 1.0 0.0,0.0 / 1.0 0.001,0.0}
POLE Example 2 – Low-Pass Filter

For a low-pass filter with the given voltage gain transfer function:

\[ H(s) = \frac{1.0}{1.0(s + 1.0)(s + 0.5 + j2\pi \cdot 0.15)(s + 0.5 - j2\pi \cdot 0.15)} \]

you need to find the \( a, b, \alpha, \) and \( f \) coefficients to write the transfer function in the general form, so that you can identify the complex roots with negative imaginary parts.

To separate the reduced form, \( Reduced\{H(s)\} \), from the terms with negative imaginary parts, rewrite the given voltage gain transfer function as:

\[ H(s) = \frac{1.0}{1.0(s + 1.0 + j2\pi \cdot 0.0)(s + 0.5 + j2\pi \cdot 0.15)} \cdot \frac{1.0}{(s + 0.5 - j2\pi \cdot 0.15)} \]

So:

\[ Reduced\{H(s)\} = \frac{1.0}{1.0(s + 1.0)(s + 0.5 + j2\pi \cdot 0.15)} \]

or:

\[ \frac{a(s + \alpha_{z1} + j2\pi f_{z1}) \cdots (s + \alpha_{zn} + j2\pi f_{zn})}{(s + \alpha_{p1} + j2\pi f_{p1}) \cdots (s + \alpha_{pm} + j2\pi f_{pm})} = \frac{1.0}{1.0(s + 1.0 + j2\pi \cdot 0.0)(s + 0.5 + j2\pi \cdot 0.15)} \]

Now assign coefficients in the reduced form to match the given voltage transfer function. The following coefficient values produce the desired transfer function:

\( a = 1.0, \quad b = 1.0, \quad \alpha_{p1} = 1.0, \quad f_{p1} = 0, \quad \alpha_{p2} = 0.5, \quad f_{p2} = 0.15 \)
These coefficients can be substituted in the POLE function call for a voltage gain transfer function:

\[
\text{Exxx n+ n- POLE in+ in- a } \alpha_{z1}, \xi_{z1} \ldots \alpha_{zn}, \xi_{zn} / b \alpha_{p1}, \xi_{p1} \ldots \alpha_{pm}, \xi_{pm}
\]

for an element named \textit{Elow\_pass} to obtain the Star-Hspice statement:

\texttt{Elow\_pass out GND POLE in 1.0 / 1.0 1.0,0.0 0.5,0.15}

**RC Line Modeling**

Most RC lines can have very simple models, with just a single dominant pole. The dominant pole can be found by AWE methods, computed based on the total series resistance and capacitance\textsuperscript{4}, or determined by the Elmore delay\textsuperscript{5}.

The Elmore delay uses the value (d1-k1) as the time constant of a single-pole approximation to the complete \(H(s)\), where \(H(s)\) is the transfer function of the RC network to a given output. The inverse Laplace transform of \(h(t)\) is \(H(s)\):

\[
\tau_{DE} = \int_0^\infty t \cdot h(t) dt
\]

Actually, the Elmore delay is the first moment of the impulse response, and so corresponds to a first order AWE result.

**Figure 20-10: Circuits for an RC Line**

![Circuits for an RC Line](image)
RC Line Circuit File

* Laplace testing RC line
.Tran 0.02ns 3ns
.Options Post Accurate List Probe
.vl 1 0 PWL 0ns 0 0.1ns 0 0.3ns 5 1.3ns 5 1.5ns 0
.r1 1 2 200
.c1 2 0 0.6pF
.r2 2 3 80
.c2 3 0 0.8pF
.r3 3 4 160
.c3 4 0 0.7pF
.r4 4 5 200
.c4 5 0 0.8pF
e1 6 0 LAPLACE 1 0 1 / 1 1.16n
.Probe v(1) v(5) v(6)
.Print v(1) v(5) v(6)
.End

The output of the RC circuit shown in Figure 20-10 can be closely approximated by a single pole response, as shown in Figure 20-11.
Figure 20-11: Transient Response of the RC Line and Single-Pole Approximation

Notice in Figure 20-11 that the single pole approximation has less delay: 1 ns compared to 1.1 ns for the full RC line model at 2.5 volts. The single pole approximation also has a lower peak value than the RC line model. All other things being equal, a circuit with a shorter time constant results in less filtering and allows a higher maximum voltage value. The single-pole approximation produces a lower amplitude and less delay than the RC line because the single pole neglects the other three poles in the actual circuit. However, a single-pole approximation still gives very good results for many problems.

AWE Transfer Function Modeling

Single-pole transfer function approximations can cause larger errors for low-loss lines than for RC lines since lower resistance allows ringing. Because circuit
ranging creates complex pole pairs in the transfer function approximation, at least one complex pole pair is needed to represent low-loss line response. Figure 20-12 shows a typical low-loss line, along with the transfer function sources used to test the various approximations. The transfer functions were obtained by asymptotic waveform evaluation.

\[ \text{Figure 20-12: Circuits for a Low-Loss Line} \]

\[ \text{Low-Loss Line Circuit File} \]

* Laplace testing LC line Pillage Apr 1990
  .Tran 0.02ns 8ns
  .Options Post Accurate List Probe
  v1 1 0 PWL 0ns 0 0.1ns 0 0.2ns 5
  r1 1 2 25
  L1 2 3 10nH
  c2 3 0 1pF
  L2 3 4 10nH
  c3 4 0 1pF
  L3 4 5 100nH
  c4 5 0 1pF
  r4 5 0 400
  e3 8 0 LAPLACE 1 0 0.94 / 1.0 0.6n
e2 7 0 LAPLACE 1 0 0.94e20 / 1.0e20 0.348e11 14.8 1.06e-9
2.53e-19
+ SCALE=1.0e-20

e1 6 0 LAPLACE 1 0 0.94 / 1 0.2717e-9 0.12486e-18
.Probe v(1) v(5) v(6) v(7) v(8)
.Print v(1) v(5) v(6) v(7) v(8)
.End

Figure 20-13 shows the transient response of the low-loss line, along with E Element Laplace models using one, two, and four poles. Note that the single-pole model shows none of the ringing of the higher order models. Also, all of the E models had to adjust the gain of their response for the finite load resistance, so the models are not independent of the load impedance. The 0.94 gain multiplier in the models takes care of the 25 ohm source and 400 ohm load voltage divider. All of the approximations give good delay estimations.

While the two-pole approximation gives reasonable agreement with the transient overshoot, the four-pole model gives almost perfect agreement. The actual circuit has six poles. Scaling was used to bring some of the very small numbers in the Laplace model above the 1e-28 limit of Star-Hspice. The SCALE parameter multiplies every parameter in the LAPLACE specification by the same value, in this case 1.0E-20.
A low-loss line allows reflections between the load and source, while the loss of an RC line usually isolates the source from the load. So you can either incorporate the load into the AWE transfer function approximation or create a Star-Hspice model that allows source/load interaction. If you allow source/load interaction, the AWE expansions do not have to be done each time you change load impedances, allowing you to handle nonlinear loads and remove the need for a gain multiplier, as in the circuit file shown. You can use four voltage controlled current sources, or G Elements, to create a Y parameter model for a transmission line. The Y parameter network allows the source/load interaction needed. The next example shows such a Y parameter model for a low-loss line.
Y Parameter Line Modeling

A model that is independent of load impedance is more complicated. You can still use AWE techniques, but you need a way for the load voltage and current must be able to interact with the source impedance. Given a transmission line of 100 ohms and 0.4 ns total delay, as shown in Figure 20-14, compare the response of the line using a Y parameter model and a single-pole model.

Figure 20-14: Line and Y Parameter Modeling

![Diagram of transmission line with Y model](image)

The voltage and current definitions for a Y parameter model are shown in Figure 20-15.

Figure 20-15: Y Matrix for the Two-Port Network

![Diagram of Y matrix](image)
The general network in Figure 20-15 is described by the following equations, which can be translated into G Elements:

\[ I_1 = Y_{11} V_{in} + Y_{12} V_{out} \]

\[ I_2 = Y_{21} V_{in} + Y_{22} V_{out} \]

A schematic for a set of two-port Y parameters is shown in Figure 20-16. Note that the circuit is essentially composed of G Elements.

**Figure 20-16: Schematic for the Y Parameter Network**

![Schematic for the Y Parameter Network](image)

The Laplace parameters for the Y parameter model are determined by a Pade expansion of the Y parameters of a transmission line, as shown in matrix form in the following equation.

\[ Y = \frac{1}{Z_o} \begin{bmatrix} \coth(p) & -\csch(p) \\ -\csch(p) & \coth(p) \end{bmatrix}, \]

where \( p \) is the product of the propagation constant and the line length.\(^7\)
A Pade approximation contains polynomials in both the numerator and the denominator. Since a Pade approximation can model both poles and zeros and since \( \coth \) and \( \csch \) functions also contain both poles and zeros, a Pade approximation gives a better low order model than a series approximation. A Pade expansion of \( \coth(p) \) and \( \csch(p) \), with second order numerator and third order denominator, is given below:

\[
\coth(p) \rightarrow \frac{1 + \frac{2}{5} p^2}{p + \frac{1}{15} p^3}
\]

\[
\csch(p) \rightarrow \frac{1 - \frac{1}{20} p^2}{p + \frac{7}{60} p^3}
\]

When you substitute \( s \cdot \text{length} \cdot \sqrt{LC} \) for \( p \), you get polynomial expressions for each G Element. When you substitute 400 nH for \( L \), 40 pF for \( C \), 0.1 meter for length, and 100 for \( Z_0 \) (\( Z_0 = \sqrt{LC} \)) in the matrix equation above, you get values you can use in a circuit file.

The circuit file shown below uses all of the above substitutions. The Pade approximations have different denominators for \( \csch \) and \( \coth \), but the circuit file contains identical denominators. Although the actual denominators for \( \csch \) and \( \coth \) are only slightly different, using them would cause oscillations in the Star-Hspice response. To avoid this problem, use the same denominator in the \( \coth \) and \( \csch \) functions in the example. The simulation results may vary, depending on which denominator is used as the common denominator, because the coefficient of the third order term is changed (but by less than a factor of 2).
**LC Line Circuit File**

* Laplace testing LC line Pade
. Tran 0.02ns 5ns
. Options Post Accurate List Probe
v1 1 0 PWL 0ns 0 0.1ns 0 0.2ns 5
r1 1 2 25
r3 1 3 25
u1 2 0 5 0 wire1 L=0.1
r4 5 0 400
r8 8 0 400
e1 6 0 LAPLACE 1 0 1 / 1 0.4n
Gy11 3 0 LAPLACE 3 0 320016 0.0 2.048e-14 / 0.0 0.0128 0.0 2.389e-22
Gy12 3 0 LAPLACE 8 0 -320016 0.0 2.56e-15 / 0.0 0.0128 0.0 2.389e-22
Gy21 8 0 LAPLACE 3 0 -320016 0.0 2.56e-15 / 0.0 0.0128 0.0 2.389e-22
Gy22 8 0 LAPLACE 8 0 320016 0.0 2.048e-14 / 0.0 0.0128 0.0 2.389e-22
.model wire1 U Level=3 PLEV=1 ELEV=3 LLEV=0 MAXL=20 + ZK=100 DELAY=4.0n
.Probe v(1) v(5) v(6) v(8)
.Print v(1) v(5) v(6) v(8)
. End

Figure 20-17 compares the output of the Y parameter model with that of a full transmission line simulation and with that obtained for a single pole transfer function. In the latter case, the gain was not corrected for the load impedance, so the function produces an incorrect final voltage level. As expected, the Y parameter model gives the correct final voltage level. Although the Y parameter model gives a good approximation of the circuit delay, it contains too few poles to model the transient details fully. However, the Y parameter model does give excellent agreement with the overshoot and settling times.
Comparison of Circuit and Pole/Zero Models

This example simulates a ninth order low-pass filter circuit and compares the results with its equivalent pole/zero description using an E Element. The results are identical, but the pole/zero model runs about 40% faster. The total CPU times for the two methods are shown in “Simulation Time Summary”. For larger circuits, the computation time saving can be much higher.

The input listings for each model type are shown below. Figures 20-18 and 20-19 display the transient and frequency response comparisons resulting from the two modeling methods.
Circuit Model Input Listing

low_pass9a.sp 9th order low_pass filter.
  * pages 142, 494-496.
* 
  .PARAM freq=100 tstop='2.0/freq'
  *PZ v(out) vin
  .AC dec 50 .1k 100k
  .OPTIONS dcstep=1e3 post probe unwrap
  .PROBE ac vdb(out) vp(out)
  .TRAN STEP='tstop/200' STOP=tstop
  .PROBE v(out)
  vin in GND sin(0,1,freq) ac 1
  .SUBCKT fdnr 1 r1=2k c1=12n r4=4.5k
  r1 1 2 1  
c1 2 3 3  
r2 3 4 3.3k  
r3 4 5 3.3k  
r4 5 6 4  
c2 6 0 10n  
eop1 5 0 opamp 2 4
  eop2 3 0 opamp 6 4
  .ENDS
  *
  rs in 1 5.4779k
  r12 1 2 4.44k  
r23 2 3 3.2201k
  r34 3 4 3.63678k
  r45 4 out 1.2201k
  c5 out 0 10n  
x1 1 fdnr r1=2.0076k c1=12n r4=4.5898k
  x2 2 fdnr r1=5.9999k c1=6.8n r4=4.25725k
  x3 3 fdnr r1=5.88327k c1=4.7n r4=5.62599k
  x4 4 fdnr r1=1.0301k c1=6.8n r4=5.808498k
  .END
Pole/Zero Model Input Listing

ninth.sp 9th order low_pass filter.
.PARAM twopi=6.2831853072
.PARAM freq=100 tstop='2.0/freq'
.AC dec 50 .1k 100k
.OPTIONS dcstep=1e3 post probe unwrap
.PROBE ac vdb(outp) vp(outp)
.TRAN STEP='tstop/200' STOP=tstop
.PROBE v(outp)
vin in GND sin(0,1,freq) ac 1
Epole outp GND POLE in GND  417.6153
  +  0. 3.8188k
  +  0. 4.0352k
  +  0. 4.7862k
  +  0. 7.8903k / 1.0
  +  '73.0669*twopi'  3.5400k
  +  '289.3438*twopi'  3.4362k
  +  '755.0697*twopi'  3.0945k
  +  '1.5793k*twopi'  2.1105k
  +  '2.1418k*twopi'  0.
repole outp GND 1e12
.END

Simulation Time Summary

Circuit model simulation times:

<table>
<thead>
<tr>
<th>analysis</th>
<th>time</th>
<th># points</th>
<th>. iter</th>
</tr>
</thead>
<tbody>
<tr>
<td>conv.iter</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>op point</td>
<td>0.23</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>ac analysis</td>
<td>0.47</td>
<td>151</td>
<td>151</td>
</tr>
<tr>
<td>transient</td>
<td>0.75</td>
<td>201</td>
<td>226</td>
</tr>
<tr>
<td>rev= 0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>readin</td>
<td>0.22</td>
<td></td>
<td></td>
</tr>
<tr>
<td>errchk</td>
<td>0.13</td>
<td></td>
<td></td>
</tr>
<tr>
<td>setup</td>
<td>0.10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>output</td>
<td>0.00</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**total cpu time 1.98 seconds**

Pole/zero model simulation times:
<table>
<thead>
<tr>
<th>analysis</th>
<th>time</th>
<th># points</th>
<th>tot. iter</th>
</tr>
</thead>
<tbody>
<tr>
<td>conv.iter</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>op point</td>
<td>0.12</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>ac analysis</td>
<td>0.22</td>
<td>151</td>
<td>151</td>
</tr>
<tr>
<td>transient</td>
<td>0.40</td>
<td>201</td>
<td>222</td>
</tr>
<tr>
<td>rev= 0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>readin</td>
<td>0.23</td>
<td></td>
<td></td>
</tr>
<tr>
<td>errchk</td>
<td>0.13</td>
<td></td>
<td></td>
</tr>
<tr>
<td>setup</td>
<td>0.02</td>
<td></td>
<td></td>
</tr>
<tr>
<td>output</td>
<td>0.00</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**total cpu time** 1.23 seconds

**Figure 20-18: Transient Responses of the Circuit and Pole/Zero Models**
Figure 20-19: AC Analysis Responses of the Circuit and Pole/Zero Models
Modeling Switched Capacitor Filters

Switched Capacitor Network

It is possible to model a resistor as a capacitor and switch combination. The value of the equivalent is proportional to the frequency of the switch divided by the capacitance.

Construct a filter from MOSFETs and capacitors where the filter characteristics are a function of the switching frequency of the MOSFETs.

In order to quickly determine the filter characteristics, use ideal switches (voltage controlled resistors) instead of MOSFETs. The resulting simulation speedup can be as great as 7 to 10 times faster than a circuit using MOSFETs.

The model constructs an RC network using a resistor and a capacitor along with a switched capacitor equivalent network. Node RCOUT is the resistor/capacitor output, and VCROUT is the switched capacitor output.

The switches GVCR1 and GVCR2, together with the capacitance C3, model the resistor. The resistor value is calculated as:

$$\text{Res} = \frac{T_{\text{switch}}}{C3}$$

where $T_{\text{switch}}$ is the period of the pulses PHI1 and PHI2.
Figure 20-20: VCR1.SP Switched Capacitor RC Circuit

Example

*FILE:VCR1.SP   A SWITCHED CAPACITOR RC CIRCUIT
.OPTIONS acct NOMOD POST

.IC V(SW1)=0 V(RCOUT)=0 V(VCROUT)=0
.TRAN 5U 200U
.GRAPH RC=V(RCOUT)  SWITCH=V(VCROUT)  (0,5)

VCC   VCC   GND   5V
C     RCOUT  GND   1NF
R     VCC   RCOUT   25K
C6    VCR1.1R   GND   1NF
* equivalent circuit for 25k resistor  r=12.5us/.5nf
VA    PHI1  GND   PULSE 0 5 1US .5US .5US 3US 12.5US
VB    PHI2  GND   PULSE 0 5 7US .5US .5US 3US 12.5US
Switched Capacitor Filter Example

This example is a fifth order elliptic switched capacitor filter with passband 0-1 kHz, loss less than 0.05 dB. It is realized by cascading linear, high_Q biquad, and low_Q biquad sections. The G Element models the switches with a resistance of 1 ohm when the switch is closed and 100 Megohm when it is open. The E Element models op-amps as an ideal op-amp. The transient response of the filter is provided for 1 kHz and 2 kHz sinusoidal input signal."
Figure 20-22: High_Q Biquad Section

Figure 20-23: Low_Q Biquad Section

Star-Hspice Input File for Switched Capacitor Filter

SWCAP5.SP Fifth Order Elliptic Switched Capacitor Filter.
.OPTIONS POST PROBE
.GLOBAL phi1 phi2
.TRAN 2u 3.2m UIC
*.GRAPH v(phi1) v(phi2) V(in)
.PROBE V(out)
*.PLOT v(in) v(phi1) v(phi2) V(out
*Iin 0 in SIN(0,1ma,1.0khz)
Iin 0 in SIN(0,1v,2khz)
Vphi1 phi1 0 PULSE(0,.2 00u,.5u,.5u,7u,20u)
Vphi2 phi2 0 PULSE(0,2 10u,.5u,.5u,7u,20u)
Rsrc in 0 1k
Rload out 0 1k
Xsh in out1 sh
Xlin out1 out2 linear
Xhq out2 out3 hqbiq
Xlq out3 out lqbiq

Sample and Hold
.SUBCKT sh in out
Gs1 in 1 VCR PWL(1) phi1 0 0.5v,100meg 1.0v,1.0
Eop1 out 0 OPAMP 1 out
Ch 1 0 1.0pf
.ENDS

Linear Section
.SUBCKT linear in out
Gs1 in 1 VCR PWL(1) phi1 0 0.5v,100meg 1.0v,1.0
Gs2 1 0 VCR PWL(1) phi2 0 0.5v,100meg 1.0v,1.0
Cs 1 2 1.0pf
Gs3 2 0 VCR PWL(1) phi1 0 0.5v,100meg 1.0v,1.0
Gs4 2 3 VCR PWL(1) phi2 0 0.5v,100meg 1.0v,1.0
Eop1 out 0 OPAMP 0 3
Ce out 3 9.6725pf
Gs5 out 4 VCR PWL(1) phi2 0 0.5v,100meg 1.0v,1.0
Gs6 4 0 VCR PWL(1) phi1 0 0.5v,100meg 1.0v,1.0
Cd 4 2 1.0pf
Csh in 3 0.5pf
.ENDS

High_Q Biquad Section
.SUBCKT hqbiq in out
Gs1 in 1 VCR PWL(1) phi2 0 0.5v,100meg 1.0v,1.0
Gs2 1 0 VCR PWL(1) phi1 0 0.5v,100meg 1.0v,1.0
C1 1 2 0.5pf
Gs3 2 0 VCR PWL(1) phi1 0 0.5v,100meg 1.0v,1.0
Gs4 2 3 VCR PWL(1) phi2 0 0.5v,100meg 1.0v,1.0
Eop1 4 0 OPAMP 0 3
Ca 3 4 7.072pf
Gs5 4 5 VCR PWL(1) phi1 0 0.5v,100meg 1.0v,1.0
Low_Q Biquad Section

.SUBCKT lqbiq in out
Gs1  in 1 VCR PWL(1) phi2 0 0.5v,100meg 1.0v,1.0
Gs2  1  2 VCR PWL(1) phi2 0 0.5v,100meg 1.0v,1.0
C1   2  3  0.9963pf
Gs3  2  0 VCR PWL(1) phi1 0 0.5v,100meg 1.0v,1.0
Gs4  3  0 VCR PWL(1) phi1 0 0.5v,100meg 1.0v,1.0
Gs5  3  4 VCR PWL(1) phi2 0 0.5v,100meg 1.0v,1.0
Ca   4  5  8.833pf
Eop1 5  0 OPAMP 0 4
Gs6  5  6 VCR PWL(1) phi1 0 0.5v,100meg 1.0v,1.0
Gs7  6  7 VCR PWL(1) phi2 0 0.5v,100meg 1.0v,1.0
C3   6  7  1.0558pf
Gs8  7  8 VCR PWL(1) phi2 0 0.5v,100meg 1.0v,1.0
Gs9  7  0 VCR PWL(1) phi1 0 0.5v,100meg 1.0v,1.0
Eop2 9  0 OPAMP 0 8
Cb   8  9  3.8643pf
Gs10 9 10 VCR PWL(1) phi2 0 0.5v,100meg 1.0v,1.0
Gs11 10 0 VCR PWL(1) phi1 0 0.5v,100meg 1.0v,1.0
C4   10  7  0.5pf
C2   10  3  0.5pf
C11  8  1  3.15425pf
Gs12 9 out VCR PWL(1) phi2 0 0.5v,100meg 1.0v,1.0
.ENDS
.END
Figure 20-24: Response to 1-kHz Sinusoidal Input

Figure 20-25: Response to 2-kHz Sinusoidal Input
References

References for this chapter are listed below.


Chapter 21

Timing Analysis Using Bisection

To analyze circuit timing violations, a typical methodology is to generate a set of operational parameters that produce a failure in the required behavior of the circuit. Then when a circuit timing failure occurs, you can identify a timing constraint that can lead to a design guideline. You must be able to perform an iterative analysis to define the violation specification.

Typical types of timing constraint violations include:
- Data setup time before clock
- Data hold time after clock
- Minimum pulse width required to allow a signal to propagate to the output
- Maximum toggle frequency of the component(s)

This chapter describes how to use the Star-Hspice bisection function in timing optimization. The general topic of optimization with Star-Hspice is covered in depth in “Statistical Analysis and Optimization” on page 13-1.

The following topics are covered in this chapter:
- Understanding Bisection
- Understanding the Bisection Methodology
- Using Bisection
- Setup Time Analysis
- Minimum Pulse Width Analysis
Understanding Bisection

Formerly, engineers built external drivers to submit multiple parameterized Star-Hspice jobs, with each job exploring a region of the operating envelope of the circuit. In addition, the driver needed to provide part of the analysis by post-processing the Star-Hspice results to deduce the limiting conditions.

Because characterization of circuits in this way is associated with small jobs, the individual analysis times are relatively small compared with the overall job time. This methodology is inefficient because of the overhead of submitting the job, reading and checking the netlist, and setting up the matrix. Efficiency in analyzing timing violations can be increased with more intelligent methods of determining the conditions causing timing failure. The bisection optimization method was developed to make cell characterization in Star-Hspice more efficient.

Star-Hspice bisection methodology saves time in three ways:

- Reduction of multiple jobs to a single characterization job
- Removal of post-processing requirements
- Use of accuracy-driven iteration

Figure 21-1 illustrates a typical analysis of setup time constraints. A cell is driven by clock and data input waveforms. There are two input transitions, rise and fall, that occur at times $T_1$ and $T_2$. The result is an output transition, when $V_{\text{out}}$ goes from low to high. The following relationship between times $T_1(\text{data})$ and $T_2(\text{clock})$ must be true in order for the $V_{\text{out}}$ transition to occur:

$$T_2 > (T_1 + \text{setup time})$$

The goal of the characterization, or violation analysis, is to determine the setup time. This is done by keeping $T_2$ fixed while repeating the simulation with different values of $T_1$ and observing which $T_1$ values produce the output transition and which values do not.

Previously, it was necessary to do very tight sweeps of the delay between the data setup and clock edge, looking for the value at which the transition fails to occur. This was done by sweeping a value that specifies how far the data edge precedes a fixed clock edge. This methodology is time consuming, and is not
accurate unless the sweep step is very small. The setup time value cannot be
determined accurately by linear search methods unless extremely small steps
from T\textsubscript{1} to T\textsubscript{2} are used to simulate the circuit at each point while monitoring the
outcome.

For example, even if it is known that the desired transition occurs during a
particular five nanosecond period, searching for the actual setup time to within
0.1 nanoseconds over that five nanosecond period takes as many as 50
simulations. Even after this, the error in the result can be as large as 0.05
nanoseconds.
The Star-Hspice bisection feature greatly reduces the amount of work and computational time required to find an accurate solution to this type of problem. The following pages show examples of using this feature to identify setup, hold, and minimum clock pulse width timing violations.
Understanding the Bisection Methodology

Bisection is a method of optimization that employs a binary search method to find the value of an input variable (target value) associated with a “goal” value of an output variable. The input and output variables may be of various types – for example, voltage, current, delay time or gain– related by some transfer function. In general, use a binary search to locate the output variable goal value within a search range of the input variable by iteratively halving that range to converge rapidly on the target value. At each iteration the “measured value” of the output variable is compared with the goal value. Bisection is employed in both the “pass/fail” method and the “bisection” method (see “Using Bisection”). The process is largely the same for either case.

The Star-Hspice bisection procedure involves two steps when solving the timing violation problem. First, the procedure detects whether the output transition occurred. Second, the procedure automatically varies the input parameter (T₁ in Figure 21-1) to find the value for which the transition barely occurs. The Star-Hspice measurement and optimization features handle these two steps.

Measurement

Use the Star-Hspice MAX measurement function to detect success or failure of an output transition. In the case of a low-to-high output transition, a MAX measurement produces zero on failure, or approximately the supply voltage $V_{dd}$ on success. This measurement, using a goal of $V_{dd}$ minus a suitable small value to ensure a solution, is sufficient to drive the optimization.

Optimization

The bisection method is straightforward, given a single measurement with a goal and known upper and lower boundary values for the input parameter. The characterization engineer should be able to specify acceptable upper and lower boundary values.
Using Bisection

To use bisection, the following is required:

- A user-specified pair of upper and lower boundary input variable values. For a solution to be found, one of these values must result in an output variable result $|\text{goal value}|$ and the other in a result $< |\text{goal value}|$

- Specified goal value

- Error tolerance value. The bisection process stops when the difference between successive test values $\leq$ error tolerance. If the other criteria are met, see below.

- Related variables. Variables must be related by a monotonic transfer function, where a steadily progressing time (increase or decrease) results in a single occurrence of the “goal” value at the “target” input variable value

The error tolerance is included in a relation used as a process-termination criterion.

Figure 21-2 shows an example of the binary search process used by the bisection algorithm. This example is of the “pass/fail” type, and is appropriate for a setup-time analysis that tests for the presence of an output transition as shown in Figure 21-1. Here, a long setup time $T_S (= T_2 - T_1)$ results in a VOUT transition (a “pass”), and a too-short setup time (where the latch has not stabilized the input data before the clock transition) results in a “fail.” A “pass” time value, for example, might be defined as any setup time $T_S$ that produces a VOUT output “minimum high” logic output level of $2.7 \text{ V}$ – the “goal” value. The “target” value is that setup time that just produces the $V_{OUT}$ value of $2.7 \text{ V}$. Since finding the exact value is impractical, if not impossible, an error tolerance is specified to give a solution arbitrarily close to the target value. The bisection algorithm performs tests for each of the specified boundary values to determine the direction in which to pursue the target value after the first bisection. In this example, the upper boundary value is a “pass” value, and the lower boundary value is a “fail” value.

To start the binary search, a lower boundary and upper boundary are specified. The program tests the point midway between the lower and upper boundaries (see Figure 21-2).
If the initial value passes the test, the target value must be less than the tested value (in this case), so the bisection algorithm moves the upper search limit to the value it just tested. If the test fails, the target value must be greater than the tested value, so the bisection algorithm moves the lower limit to the value it just tested.

Then the algorithm tests a value midway between the new limits. The search continues in this manner, moving one limit or the other to the last midpoint, and testing the value midway between the new limits. The process stops when the difference between the latest test values is less than or equal to the user-specified error tolerance (normalized by multiplying by the initial boundary range).

Examining the Command Syntax

```
.MODEL <OptModelName> OPT METHOD=BISECTION ...
```

or

```
.MODEL <OptModelName> OPT METHOD=PASSFAIL ...
```

**OptModel-** The model to be used. Refer to “Statistical Analysis and Optimization” on page 13-1 for information on specification of optimization models in Star-Hspice.

**METHOD** Keyword to indicate which optimization method to use. For bisection, the method may be one of the following:

**BISECTION**

When the difference between the two latest test input values is within the error tolerance and the latest measured value exceeds the goal, bisection has succeeded, and stops. The process reports the optimized parameter that corresponded to the test value that satisfies this error tolerance, and this goal (passes).

**PASSFAIL**
When the difference between the two latest test input values is within the error tolerance and one of the values ≥ goal (passes) and the other fails, bisection has succeeded and stops. The process reports the value the input parameter value associated with the “pass” measurement.

**OPT**

Keyword to indicate optimization is to be performed

The parameters are passed in a normal optimization specification:

```
.PARAM <ParamName>=<OptParFun> (<Initial>, <Lower>, <Upper>)
```

In the BISECTION method, the measure results for <Lower> and <Upper> limits of <ParamName> must be on opposite sides of the GOAL value in the .MEASURE statement. For the PASSFAIL method, the measure must pass for one limit and fail for the other limit. The process ignores the value of the <Initial> field.

The error tolerance is a parameter in the model being optimized.

Note that the bisectional search is applied to only one parameter.

When the OPTLST option is set (.OPTION OPTLST=1), the process prints the following information for the BISECTION method:

```
bisec-opt iter = <num_iterations>  xlo = <low_val>  xhi = <high_val>
x = <result_low_val>  xnew = <result_high_val>
err = <error_tolerance>
```

where x is the old parameter value and xnew is the new parameter value.

When .OPTION OPTLST=1, the process prints the following information for the PASSFAIL method:

```
bisec-opt iter = <num_iterations>  xlo = <low_val>  xhi = <high_val>
x = <result_low_val>  xnew = <result_high_val>
measfail = 1
```

(measfail = 0 for a test failure for the x value).
Timing Analysis Using Bisection

**Example: transient analysis .TRAN statement:**

```
.TRAN <TranStep> <TranTime> SWEEP OPTIMIZE=<OptParFun>
+ RESULTS=<MeasureNames> MODEL=<OptModelName>
```

**Example: transient .MEASURE statement:**

```
.MEASURE TRAN <MeasureName> <MeasureClause> GOAL=<GoalValue>
```
**Setup Time Analysis**

This example uses a bisectional search to find the minimum setup time for a D flip-flop. The circuit for this example is `/bisect/dff_top.sp` in the Star-Hspice `$installdir/demo/hspice` demonstration file directory. The files in Figures 21-2 and Figure 21-3 show the results of this demo. Note that setup time is not optimized directly, but is extracted from its relationship with the DelayTime parameter (the time preceding the data signal), which is the parameter being optimized.

**Input listing**

File: `$installdir/demo/hspice/bisect/dff_top.sp`

* DFF_top Bisection Search for Setup Time
* * PWL Stimulus
* v28 data  gnd PWL
  + 0s   5v
  + 1n   5v
  + 2n   0v
  + Td = “DelayTime” $ Offsets Data from time 0 by DelayTime
v27 clock gnd PWL
  + 0s   0v
  + 3n   0v
  + 4n   5v
* * Specify DelayTime as the search parameter and provide
  * the lower and upper limits.
* .PARAM DelayTime= Opt1 ( 0.0n, 0.0n, 5.0n )
* * Transient simulation with Bisection Optimization
* .TRAN 1n 8n Sweep Optimize = Opt1
  + Result  = MaxVout $ Look at measure
  + Model   = OptMod
*
Timing Analysis Using Bisection

Setup Time Analysis

* This measure finds the transition if it exists
* .MEASURE Tran MaxVout Max $v(D_{Output})$ Goal = '$v(Vdd)$'
* This measure calculates the setup time value
* .MEASURE Tran SetupTime Trig $v(Data)$ Val = '$v(Vdd)/2$’ Fall
= 1
+ Targ $v(Clock)$ Val = '$v(Vdd)/2$’ Rise = 1
* Optimization Model
* .MODEL OptMod Opt
+ Method = Bisection
.OPTIONS Post Brief NoMod
****************************
* AvanLink to Cadence Composer by Avant!
* Hspice Netlist
* May 31 15:24:09 1994
****************************
.MODEL nmos nmos LEVEL=2
.MODEL pmos pmos LEVEL=2
.Global vdd gnd
.SUBCKT XGATE control in ncontrol out
m0 in ncontrol out vdd pmos l=1.2u w=3.4u
m1 in control out gnd nmos l=1.2u w=3.4u
.ends
.SUBCKT INV in out wp=9.6u wn=4u l=1.2u
mb2 out in gnd gnd nmos l=1 w=wn
mb1 out in vdd vdd pmos l=1 w=wp
.ends
.SUBCKT DFF  c d nc ng
xi64  nc net46 c net36 XGATE
xi66  nc net38 c net39 XGATE
xi65  c ng nc net36 XGATE
xi62  c d nc net39 XGATE
xi60  net722 ng INV
xi61  net46 net38 INV
xi59  net36 net722 INV
xi58  net39 net46 INV


21-11
Setup Time Analysis

Timing Analysis Using Bisection

c20 net36 gnd c=17.09f
c15 net39 gnd c=15.51f
c12 net46 gnd c=25.78f
c4 nq gnd c=25.28f
c3 net722 gnd c=19.48f
c16 net38 gnd c=16.48f
.ENDS

*-------------------------------------------------------------
* Main Circuit Netlist:
*-------------------------------------------------------------
v14 vdd gnd dc=5
c10 vdd gnd c=35.96f
c15 d_output gnd c=21.52f
c12 dff_nq gnd c=11.73f
c11 net31 gnd c=42.01f
c14 net27 gnd c=34.49f
c13 net25 gnd c=41.73f
c8 clock gnd c=5.94f
c7 data gnd c=7.93f
Xi3  net25 net31 net27 dff_nq DFF l=1u wn=3.8u wp=10u
Xi6  data net31 INV
Xi5  net25 net27 INV
Xi4  clock net25 INV
Xi2  dff_nq d_output INV wp=26.4u wn=10.6u
.END
Figure 21-2: Bisection Example for Three Iterations

First bisection value is midway between specified boundaries. First test value passes because measured value ≥ goal value (2.7 V in this case).

Lower boundary $X_l$: test fails

Target value

Input variable $X$ - Setup time $T_s$ in this case

Upper boundary $X_u$: test passes

Output signal present for all $T_s$ target value

First test value becomes new upper test limit. Second test value is midway between new upper limit and lower boundary. Second test value fails.

Second test value becomes new lower limit. Third test value is midway between new lower limit and current upper limit.

Third test value - passes

Continue halving the test region until the interval between successive test values meets the criterion:

$$\delta = |X_{n} - X_{n-1}| \leq \text{rel.in.: } |X_u - X_l|$$

then report the value $X_n$ (associated with the measured value that passed). If you select the bisection method, the reported value must correspond with the condition:

measured value - goal > 0
Results

The top plot in Figure 21-3 shows the relationship between the clock and data pulses that determine the setup time. The bottom plot shows the output transition.

**Figure 21-3: Transition at Minimum Setup Time**

Find the actual value for the setup time in the “Optimization, Results” section of the Star-Hspice listing file:

```plaintext
optimization completed, the condition
relin = 1.0000E-03 is satisfied
**** optimized parameters opt1
.PARAM DelayTime = 1.7188n
...
  maxvout = 5.0049E+00  at= 4.5542E-09
  from = .0000E+00   to= 8.0000E-09
  setuptime= 2.8125E-10  targ= 3.5000E-09  trig= 3.2188E-09
```
This listing file excerpt shows that the optimal value for the setup time is 0.28125 nanoseconds.

The top plot in Figure 21-4 shows examples of early and late data transitions, as well as the transition at the minimum setup time. The bottom plot shows how the timing of the data transition affects the output transition. These results were produced with the following analysis statement:

* Sweep 3 values for DelayTime Early Optim Late

* .TRAN 1n 8n Sweep DelayTime Poi 3 0.0n 1.7188n 5.0n

This analysis produces the following results:

*** parameter DelayTime = .000E+00 *** $ Early
setuptime = 2.0000E-09 targ= 3.5000E-09 trig= 1.5000E-09

*** parameter DelayTime = 1.719E-09 *** $ Optimal
setuptime = 2.8120E-10 targ= 3.5000E-09 trig= 3.2188E-09

*** parameter DelayTime = 5.000E-09 *** $ Late
setuptime = -3.0000E-09 targ= 3.5000E-09 trig= 6.5000E-09
Minimum Pulse Width Analysis

This example uses a pass/fail bisectional search to find a minimum pulse width required to allow the input pulse to propagate to the output of an inverter. The circuit for this example is `bisect/inv_a.sp` in the `$installdir/demo/hspice` directory. The results of this demo are shown in Figure 21-5.

**Input listing**

File: `$installdir/demo/bisect/inv_a.sp`  
$ Inv_a.sp testing bisectional search, cload=10p & 20p  
*  
* Parameters  
.PARAM Cload =10p  
.PARAM Tpw =opt(0,0,15n)  
*  
* Transient simulation with PassFail Optimization  
*  
.TRAN .1n 20n Sweep Optimize = Opt1  
+ results = Tprop  
+ Model = Optmod  
.MODEL OptMod Opt Method = PassFail  
.MEASURE Tran Tprop Trig v(in) Val=2.5 Rise=1  
+ Targ v(out) val=2.5 Rall=1  
.OPTION nomod acct=3 post autostop  
.GLOBAL 1  
*  
* The Circuit  
*  
vcc 1 0 5  
vin in 0 pulse(0,5 1n 1n 1n Tpw 20n)  
rin in 0 lel3  
rout out 0 10k  
cout out 0 cload  
x1 in out inv  
.SUBCKT Inv in out  
    mn out in 0 0 nch W=10u L=1u  
    mp out in 1 1 pch W=10u L=1u  
. ENDS
* *
* Models
*
.PARAM
+ mult1=1 x1=0.06u xwn=0.3u xwp=0.3u
+ tox=200 delvton=0 delvtop=0 rsh=50
+ rshp=150

.MODELNCHNMOS
+ LEVEL=28
+ lmlt=mult1 wmlt=mult1 wref=22u lref=4.4u
+ x1=x1 xw=xwn tox=tox delvto=delvton rsh=rsh
+ ld=0.06u wd=0.2u acm=2 ldif=0 hdif=2.5u
+ rs=0 rd=0 rsc=0 js=3e-04 js=9e-10
+ cj=3e-04 mj=.5 pb=.8 cjsw=3e-10 mjsw=.3 php=.8
+ fc=.5 capop=4 xqc=.4 meto=0.08u
+ tlev=1 cta=0 ctp=0 tlevc=0 nlev=0
+ trs=1.6e-03 bex=-1.5 tcv=1.4e-03
* dc model
+ x2e=0 x3e=0 x2u1=0 x2ms=0 x2u0=0 x2m=0
+ vfb0=-.5 phi0=0.65 k1=.9 k2=.1 eta0=0
+ muz=500 u00=.075 x3ms=15 u1=.02 x3u1=0
+ b1=.28 b2=.22 x33m=0.000000e+00
+ alpha=1.5 vcr=20 n0=1.6 wfac=15 wfacu=0.25
+ lvfb=0 lk1=0.025 lk2=.05 lalpha=5

.MODELPCHPMOS
+ LEVEL=28
+ lmlt=mult1 wmlt=mult1 wref=22u lref=4.4u
+ x1=x1 xw=xwp tox=tox delvto=delvtop rsh=rshp
+ ld=0.08u wd=0.2u acm=2 ldif=0 hdif=2.5u
+ rs=0 rd=0 rsc=0 rsh=rshp js=3e-04 js=9e-10
+ cj=3e-04 mj=.5 pb=.8 cjsw=3e-10 mjsw=.3 php=.8
+ fc=.5 capop=4 xqc=.4 meto=0.08u
+ tlev=1 cta=0 ctp=0 tlevc=0 nlev=0
+ trs=1.6e-03 bex=-1.5 tcv=-1.7e-03
* dc model
+ x2e=0 x3e=0 x2u1=0 x2ms=0 x2u0=0 x2m=5
+ vfb0=-.1 phi0=0.65 k1=.35 k2=0 eta0=0
+ muz=200 u00=.175 x3ms=8 u1=0 x3u1=0.0
+ b1=.25 b2=.25 x33m=0.0 alpha=0 vcr=20
+ n0=1.3 wfac=12.5 wfacu=2 lvfb=0 lk1=0.05
*
* Alter for second load value
* .ALTER $ repeat optimization for 20p load
 .PARAM Cload=20p
 .END

Results

Figure 21-5 shows the results of the pass/fail search for two different capacitive loads.

Figure 21-5: Results of Bisectional Pass/Fail Search
This chapter contains examples of basic file construction techniques, advanced features, and simulation tricks. Several Star-Hspice input files are listed and described.

The following topics are covered in this chapter:

- Using the Demo Directory Tree
- Running the Two-Bit Adder Demo
- Running the MOS I-V and C-V Plotting Demo
- Running the CMOS Output Driver Demo
- Running the Temperature Coefficients Demo
- Simulating Electrical Measurements
- Modeling Wide-Channel MOS Transistors
- Examining the Demonstration Input Files
Using the Demo Directory Tree

The last section of this chapter is a listing of demonstration files, which are designed as good training examples. These examples are included with most Star-Hspice distributions in the demo directory tree, where $installdir$ is the installation directory environment variable:

$installdir/demo/hspice  /alge  algebraic output
                      /apps  general applications
                      /behave  analog behavioral components
                      /bench  standard benchmarks
                      /bjt  bipolar components
                      /cchar  cell characterization prototypes
                      /ciropt  circuit level optimization
                      /dll  Discrete Device Library
                      /devopt  device level optimization
                      /fft  Fourier analysis
                      /filters  filters
                      /mag  transformers, magnetic core components
                      /mos  MOS components
                      /pci  Intel Peripheral Component Interconnect
                      /rad  radiation effects (photocurrent)
                      /sources  dependent and independent sources
                      /tline  filters and transmission lines
Running the Two-Bit Adder Demo

This two-bit adder demonstrates many techniques to improve circuit simulation efficiency, accuracy, and productivity. The adder in demonstration file $installdir/demo/hspice/apps/mos2bit.sp is composed of two-input NAND gates defined by the subcircuit NAND. CMOS devices are parameterized with length, width, and output loading. Descriptive names enhance the readability of this circuit.

The subcircuit ONEBIT defines the two half adders with carry in and carry out. The two-bit adder is created by two calls to ONEBIT. Independent piecewise linear voltage sources provide input stimuli. Complex waveforms are created by the “R” repeat function.

**Figure 22-1: One-bit Adder Subcircuit**

**Figure 22-2: Two-bit Adder Circuit**
**Figure 22-3: 1-bit NAND Gate Binary Adder**

![Diagram of a 1-bit NAND Gate Binary Adder](image)

**MOS Two-Bit Adder Input File**

```plaintext
*FILE: MOS2BIT.SP - ADDER - 2 BIT ALL-NAND-GATE BINARY ADDER
.OPTIONS ACCT NOMOD FAST autostop scale=1u gmindc=100n
.param lmin=1.25  hi=2.8v lo=.4v vdd=4.5
.global vdd
.TRAN .5NS 60NS
.graph TRAN V(c[0]) V(carry-out_1) V(c[1]) V(carry-out_2)
+ par('V(carry-in)/6 + 1.5')
+ par('V(a[0])/6 + 2.0')
+ par('V(b[0])/6 + 2.5') (0,5)
.MEAS PROP-DELAY TRIG V(carry-in) TD=10NS VAL='vdd*.5' RISE=1
+ TARG V(c[1]) TD=10NS VAL='vdd*.5' RISE=3
* 
.MEAS PULSE-WIDTH TRIG V(carry-out_1) VAL='vdd*.5' RISE=1
+ TARG V(carry-out_1) VAL='vdd*.5' FALL=1
* 
.MEAS FALL-TIME TRIG V(c[1]) TD=32NS VAL='vdd*.9' FALL=1
+ TARG V(c[1]) TD=32NS VAL='vdd*.1' FALL=1
VDD vdd gnd DC vdd
X1 A[0] B[0] carry-in  C[0] carry-out_1 ONEBIT
```
Subcircuit Definitions

.subckt NAND in1 in2 out wp=10 wn=5
  M1 out in1 vdd vdd P W=wp L=lmin ad=0
  M2 out in2 vdd vdd P W=wp L=lmin ad=0
  M3 out in1 mid gnd N W=wn L=lmin as=0
  M4 mid in2 gnd gnd N W=wn L=lmin ad=0
  CLOAD out gnd 'wp*5.7f'
.ends

* switch model equivalent of the NAND. Gives a 10 times speedup over the MOS version.

.subckt NANDx in1 in2 out wp=10 wn=5
  G1 out vdd vdd in1 LEVEL=1 MIN=1200 MAX=1MEG 1.MEG -.5MEG
  G2 out vdd vdd in2 LEVEL=1 MIN=1200 MAX=1MEG 1.MEG -.5MEG
  G3 out mid in1 gnd LEVEL=1 MIN=1200 MAX=1MEG 1.MEG -.5MEG
  G4 mid gnd in2 gnd LEVEL=1 MIN=1200 MAX=1MEG 1.MEG -.5MEG
  cout out gnd 300f
.ends

.subckt ONEBIT in1 in2 carry-in out carry-out
  X1 in1 in2 #1_nand NAND
  X2 in1 #1_nand 8 NAND
  X3 in2 #1_nand 9 NAND
  X4 8 9 10 NAND
  X5 carry-in 10 half1 NAND
  X6 carry-in half1 half2 NAND
  X7 10 half1 13 NAND
  X8 half2 13 out NAND
  X9 half1 #1_nand carry-out NAND
.ends ONEBIT

Stimuli

V1 carry-in gnd PWL(0NS,lo 1NS,hi 7.5NS,hi 8.5NS,lo 15NS lo R
V2 A[0] gnd PWL (0NS,hi 1NS,lo 15.0NS,lo 16.0NS,hi 30NS hi R
V3 A[1] gnd PWL (0NS,hi 1NS,lo 15.0NS,lo 16.0NS,hi 30NS hi R
V4 B[0] gnd PWL (0NS,hi 1NS,lo 30.0NS,lo 31.0NS,hi 60NS hi
V5 B[1] gnd PWL (0NS,hi 1NS,lo 30.0NS,lo 31.0NS,hi 60NS hi

Models
.MODEL N  NMOS LEVEL=3  VTO=0.7  UO=500   KAPPA=.25  KP=30U
+ ETA=.01  THETA=.04  VMAX=2E5  NSUB=9E16  TOX=400  GAMMA=1.5
+ PB=0.6  JS=.1M  XJ=0.5U  LD=0.1U  NFS=1E11  NSS=2E10
+ RSH=80  CJ=.3M  MJ=0.5  CJSW=.1N  MJSW=0.3
+ acm=2  capop=4

.MODEL P  PMOS LEVEL=3  VTO=-0.8  UO=150   KAPPA=.25  KP=15U
+ ETA=.015  THETA=.04  VMAX=5E4  NSUB=1.8E16  TOX=400  GAMMA=.672
+ PB=0.6  JS=.1M  XJ=0.5U  LD=0.15U  NFS=1E11  NSS=2E10
+ RSH=80  CJ=.3M  MJ=0.5  CJSW=.1N  MJSW=0.3
+ acm=2  capop=4

.END
Running the MOS I-V and C-V Plotting Demo

It is often necessary to review the basic transistor characteristics to diagnose a simulation or modeling problem. This demonstration file, $installdir/demo/hspice/mos/mosivcv.sp, is a template file that can be used with any MOS model. The example shows the easy input file creation and the complete graphical results display. The following features aid model evaluations:

- **SCALE=1u**: Sets the element units to microns from meters since users generally think in microns rather than meters.
- **DCCAP**: Forces the voltage variable capacitors to be evaluated during a DC sweep.
- **node names**: Makes the circuit easy to understand. Up to 16 characters can be used in the symbolic name.
- **.GRAPH**: .GRAPH statements create high resolution plots. A graph model can be added to set additional characteristics.

This template provides the ability to get plots of internal variables such as:

- **i(mn1)**: i1, i2, i3, or i4 can specify the true branch currents for each transistor node.
- **LV18(mn6)**: Total gate capacitance (C-V plot).
- **LX7(mn1)**: Gate transconductance GM. (LX8 specifies GDS, and LX9 specifies GMB).
Figure 22-4: MOS IDS Plot

Figure 22-5: MOS VGS Plot
Figure 22-6: MOS GM Plot

Figure 22-7: MOS C-V Plot
MOS I-V and C-V Plot Example Input File

*FILE: MOSIVCV.SP IDS, VGS, CV AND GM PLOTS

.OPTIONS SCALE=1U DCCAP
.DC VDDN 0 5.0 .1 $VBBN 0 -3 -3 sweep supplies
.PARAM ww=8 LL=2

$ ids-vds curves
.GRAPH 'I_VG=1' =I(MN1) 'I_VG=2' =I(MN2) 'I_VG=3' =I(MN3) + 'I_VG=4' =I(MN4)
.GRAPH 'I_VG=-1'=I(MP1) 'I_VG=-2'=I(MP2) 'I_VG=-3'=I(MP3) + 'I_VG=-4'=I(MP4)

$ ids-VGs curves
.GRAPH 'I_VD=.5'=I(MN6) 'I_VD=-.5'=I(MP6)

$ gate caps (cgs+cgd+cgb)
.GRAPH 'CG-TOT_N'=LX18(MN6) 'CG-TOT_P'= LX18(MP6)

$ gm
.GRAPH 'GM_N'=LX7(MN6) 'GM_P'=LX7(MP6)

VDDN vdd_n gnd 5.0
VBBN vbb_n gnd 0.0
EPD vdd_p gnd vdd_n gnd -1 $ reflect vdd for P devices
EPB vbb_p gnd vbb_n gnd -1 $ reflect vbb for P devices

V1 vg1 gnd 1
V2 vg2 gnd 2
V3 vg3 gnd 3
V4 vg4 gnd 4
V5 vddlow_n gnd .5
V-1 vg-1 gnd -1
V-2 vg-2 gnd -2
V-3 vg-3 gnd -3
V-4 vg-4 gnd -4
V-5 vddlow_p gnd -.5

MN1 vdd_n vg1 gnd vbb_n N W=ww L=LL
MN2 vdd_n vg2 gnd vbb_n N W=ww L=LL
MN3 vdd_n vg3 gnd vbb_n N W=ww L=LL
MN4 vdd_n vg4 gnd vbb_n N W=ww L=LL

MP1 gnd vg-1 vdd_p vbb_p P W=ww L=LL
Running Demonstration Files  

Running the MOS I-V and C-V Plotting Demo

MP2  gnd vg-2 vdd_p vbb_p P  W=ww L=LL  
MP3  gnd vg-3 vdd_p vbb_p P  W=ww L=LL  
MP4  gnd vg-4 vdd_p vbb_p P  W=ww L=LL  
MN6  vddlow_n vdd_n gnd vbb_n N  W=ww L=LL  
MP6  gnd vdd_p vddlow_p vbb_p P  W=ww L=LL

.MODEL      N  NMOS LEVEL=3   VTO=0.7  UO=500    KAPPA=.25
+ KP=30U    ETA=.01 THETA=.04 VMAX=2E5 NSUB=9E16 TOX=400
+ GAMMA=1.5 PB=0.6 JS=.1M  XJ=0.5U  LD=0.1U NFS=1E11
+ NSS=2E10  RSH=80   CJ=.3M  MJ=0.5   CJSW=.1N MJSW=0.3
+ acm=2    capop=4
*

.MODEL      P   PMOS LEVEL=3   VTO=-0.8 UO=150   KAPPA=.25
+ KP=15U    ETA=.015 THETA=.04 VMAX=5E4 NSUB=1.8E16 TOX=400
+ GAMMA=.67 PB=0.6  JS=.1M  XJ=0.5U  LD=0.15U NFS=1E11
+ NSS=2E10  RSH=80  CJ=.3M  MJ=0.5   CJSW=.1N MJSW=0.3
+ acm=2    capop=4

.END
Running the CMOS Output Driver Demo

ASIC designers face the problem of integrating high performance IC parts onto a printed circuit board (PCB). The output driver circuit is most critical to the overall system performance. The demonstration file $installdir/demo/hspice/apps/asic1.sp shows the models for an output driver, the bond wire and leadframe, and a six inch length of copper transmission line.

This simulation demonstrates how to:
- Define parameters and measure test outputs
- Use the “LUMP5” macro to input geometric units and convert them to electrical units
- Use .MEASURE statements to calculate the peak local supply current, voltage drop, and power
- Measure RMS power, delay, rise times and fall times
- Simulate and measure an output driver under load. The load consists of
  - Bondwire and leadframe inductance
  - Bondwire and leadframe resistance
  - Leadframe capacitance
  - Six inches of 6 mil copper on a FR-4 printed circuit board
  - Capacitive load at end of copper wire

The Star-Hspice strategy is to:
- Create a five-lump transmission line model for the copper wire
- Create single lumped models for leadframe loads
Figure 22-8: Noise Bounce

![Noise Bounce Graph](image)

Figure 22-9: Asic1.sp Demo Local Supply Voltage

![Local Supply Voltage Graph](image)
Figure 22-10: Asic1.sp Demo Local Supply Current

Figure 22-11: Asic1.sp Demo Input and Output Signals
CMOS Output Driver Example Input File

* FILE: ASIC1.SP
* SIMULATE AN OUTPUT DRIVER DRIVING 6 INCHES OF 6MIL PRINTED
* CIRCUIT BOARD COPPER WITH 25PF OF LOAD CAPACITANCE
* MEASURE PEAK TO PEAK GROUND VOLTAGE
* MEASURE MAXIMUM GROUND CURRENT
* MEASURE MAXIMUM SUPPLY CURRENT

GROUND BOUNCE FOR I/O CMOS DRIVER 1200/1.2 & 800/1.2 MICRONS

.OPTIONS POST=2 RELVAR=.05
.TRAN .25N 30N
.MEASURE IVDD_MAX MAX PAR('ABS(I(VD))')
.MEASURE IVSS_MAX MAX PAR('ABS(I(VS))')
.MEASURE PEAK_GNDV PP V(LVSS)
.MEASURE PEAK_IVD PP PAR('ABS(I(VD)*V(VDD,OUT))')
.MEASURE PEAK_IVS PP PAR('ABS(I(VS)*V(VSS,OUT))')
.MEASURE RMS_POWER RMS POWER
.MEASURE FALL_TIME TRIG V(IN) RISE=1 VAL=2.5V
+ TARG V(OUT) FALL=1 VAL=2.5V
.MEASURE RISE_TIME TRIG V(IN) FALL=1 VAL=2.5V
+ TARG V(OUT) RISE=1 VAL=2.5V
.MEASURE TLINE_DLY TRIG V(OUT) RISE=1 VAL=2.5V
+ TARG V(OUT2) RISE=1 VAL=2.5V

Input Signals

VIN IN LGND PWL(0N 0V, 2N 5V, 12N 5, 14N 0)
* OUTPUT DRIVER
MP1 LOUT IN LVDD LVDD P W=1400U L=1.2U
MN1 LOUT IN LVSS LVSS N W=800U L=1.2U
xout LOUT OUT LEADFRAME
*POWER AND GROUND LINE PARASITICS
Vd VDD GND 5V
xdd vdd lvdd leadframe
Vs VSS gnd 0v
xss vss lvss leadframe
*OUTPUT LOADING — 3 INCH FR-4 PC BOARD + 5PF LOAD +
*3 INCH FR-4 + 5PF LOAD
Model Section

.Model N NMOS LEVEL=3 VTO=0.7 UO=500 KAPPA=.25 ETA=.03
+ THETA=.04 VMAX=2E5 NSUB=9E16 TOX=200E-10 GAMMA=1.5 PB=0.6 +
+ JS=.1M XJ=0.5U LD=0.0 NFS=1E11 NSS=2E10 capop=4
.MODEL P PMOS LEVEL=3 VTO=-0.8 UO=150 KAPPA=.25 ETA=.03
+ THETA=.04 VMAX=5E4 NSUB=1.8E16 TOX=200E-10 GAMMA=.672
+ PB=0.6 JS=.1M XJ=0.5U LD=0.0 NFS=1E11 NSS=2E10 capop=4
.end
IVDD_MAX = 0.1141 AT= 1.7226E-08
          FROM= 0.0000E+00 TO= 3.0000E-08
IVSS_MAX = 0.2086 AT= 3.7743E-09
          FROM= 0.0000E+00 TO= 3.0000E-08
PEAK_GNDV = 3.221 FROM= 0.0000E+00 TO= 3.0000E-08
PEAK_IVD  = 0.2929 FROM= 0.0000E+00 TO= 3.0000E-08
PEAK_IVS  = 0.3968 FROM= 0.0000E+00 TO= 3.0000E-08
RMS_POWER = 0.1233 FROM= 0.0000E+00 TO= 3.0000E-08
FALL_TIME = 1.2366E-09 TARG= 1.9478E-09 TRIG= 7.1121E-10
RISE_TIME = 9.4211E-10 TARG= 1.4116E-08 TRIG= 1.3173E-08
TLINE_DLY = 1.6718E-09 TARG= 1.5787E-08 TRIG= 1.4116E-08
Running the Temperature Coefficients Demo

SPICE-type simulators do not always automatically compensate for variations in temperature. The simulators make many assumptions that are not valid for all technologies. Star-Hspice has first-order and second-order temperature coefficients in many of the critical model parameters to assure accurate simulations. There are two methods to optimize these temperature coefficients.

The first method uses the DC sweep variable TEMP. All of the Star-Hspice analysis sweeps allow two sweep variables; one of these must be the optimize variable to do an optimization. Sweeping TEMP limits the component to a linear element such as resistor, inductor, or capacitor. The second method uses multiple components at different temperatures.

In the following example, demo file $installdir/demo/hspice/ciropt/opttemp.sp, three circuits of a voltage source and a resistor are simulated at -25, 0, and +25 °C from nominal using the DTEMP parameter for element delta temperatures. The resistors share a common model. Three temperatures are necessary to solve a second order equation. This simulation template can be easily extended to a transient simulation of nonlinear components, such as bipolar transistors, diodes, and FETs.

Some simulation shortcuts are used in this example. In the internal output templates for resistors, LV1 (resistor) is the conductance (reciprocal resistance) at the desired temperature, allowing the optimization to be done in the resistance domain. To optimize more complex elements, use the current or voltage domain with measured sweep data. Also, the error function is expecting a sweep on at least two points, requiring the data statement to have two duplicate points.

Optimized Temperature Coefficients Example Input File

*FILE OPTTEMP.SP   OPTIMIZE RESISTOR TC1 AND TC2
v-25 1 0 lv
v0 2 0 lv
v+25 3 0 lv
r-25 1 0 rmod dtemp=-25
r0 2 0 rmod dtemp=0
r+25 3 0 rmod dtemp=25
.model rmod R res=1k tc1r=tc1r_opt tc2r=tc2r_opt

Optimization Section

.model optmod opt
.dc data=RES_TEMP optimize=opt1
    + results=r@temp1,r@temp2,r@temp3
    + model=optmod
.param tc1r_opt=opt1(.001, -.1,.1)
.param tc2r_opt=opt1(1u, -1m, 1m)
.meas r@temp1 err2 par(R_meas_t1) par('(1.0 / lv1(r-25))')
.meas r@temp2 err2 par(R_meas_t2) par('(1.0 / lv1(r0) )')
.meas r@temp3 err2 par(R_meas_t3) par('(1.0 / lv1(r+25) )')
* * Output section * *
.dc data=RES_TEMP
.print 'r1_diff'=par('(1.0/1v1(r-25)')
  + 'r2_diff'=par('(1.0/1v1(r0) ')
  + 'r3_diff'=par('(1.0/1v1(r+25)')
.data RES_TEMP R_meas_t1 R_meas_t2 R_meas_t3
950 1000 1010
950 1000 1010
.enddata
.end
Simulating Electrical Measurements

In this example, Star-Hspice simulates the electrical measurements used to characterize devices for data sheet information. The demonstration file for this example is $installdir/demo/hspice/ddl/t2n2222.sp. The example automatically includes DDL models by reference using the DDLPATH environment variable, or through the .OPTION SEARCH='path’. It also combines an AC circuit and measurement with a transient circuit and measurement.

The AC circuit measures the maximum Hfe, the small signal common emitter gain. The WHEN option of the .MEASURE statement allows calculation of the unity gain frequency and the phase at the frequency specified with WHEN. In the “Transient Measurements” section of the input file, a segmented transient statement is used to speed up the simulation and compress the output graph. Measurements include:

- TURN ON from 90% of input rising to 90% of output falling
- OUTPUT FALL from 90% to 10% of output falling
- TURN OFF from 10% of input falling to 10% of output rising
- OUTPUT RISE from 10% to 90% of output rising

![Figure 22-12: T2N2222 Optimization](image)
T2N2222 Optimization Example Input File

* FILE: T2N2222.SP  
** assume beta=200 ft250meg at ic=20ma and vce=20v for 2n2222  
.OPTION   nopage autostop search=' '  
***  ft measurement  
* the net command is automatically reversing the sign of the  
* power supply current for the network calculations  
.NET I(vce) IBASE ROUT=50 RIN=50  
VCE  C 0 vce  
IBASE 0 b  AC=1 DC=ibase  
xqft c b 0 t2n2222  
.ac dec 10 1 1000meg  
.graph s21(m)  h21(m)  
.measure 'phase @h21=0db' WHEN h21(db)=0  
.measure 'h21_max'  max h21(m)  
.measure 'phase @h21=0deg'  FIND h21(p) WHEN h21(db)=0  
.param ibase=1e-4  vce=20  vccf=30v  vccr=0  vplusf=9.9v  
.param VMINUSF=-0.5v  Vplusr=9.9v  Vminusr=-0.5v  
.param rloadf=200  rloadr=200  
.TRAN 1N 75N 250N 1N 1000N  
.measure 'turn-on time' 'trig par('v(out)-0.9*vccf') val=0  
  + rise=1 targ par('v(out)-0.9*vccf')  val=0 fall=1  
.measure 'fall time' 'trig par('v(out)-0.9*vccf') val=0  
  + fall=1 targ par('v(out)-0.9*vccf')  val=0 fall=1  
.measure 'turn-off time' 'trig par('v(out)-0.9*vccf') val=0  
  + fall=1 targ par('v(out)-0.9*vccf')  val=0 rise=1  
.measure 'rise time' 'trig par('v(out)-0.9*vccf') val=0  
  + rise=1 targ par('v(out)-0.9*vccf')  val=0 rise=1  

Transient Measurements  

** vccf power supply for forward reverse step recovery time  
** vccr power supply for inverse reverse step recovery time  
** VPLUSF positive voltage for forward pulse generator  
** VPLUSR positive voltage for reverse pulse generator  
** Vminusf positive voltage for forward pulse generator  
** Vminusr positive voltage for reverse pulse generator  
** rloadf load resistor for forward  
** rloadr load resistor for reverse  
.param vccf=30v  
.param VPLUSF=9.9v  
.param VMINUSF=-0.5v  
.param rloadf=200  
.TRAN 1N 75N 250N 1N 1000N  
.measure 'turn-on time' 'trig par('v(out)-0.9*vplusf') val=0  
  + rise=1 targ par('v(out)-0.9*vccf')  val=0 fall=1  
.measure 'fall time' 'trig par('v(out)-0.9*vccf') val=0  
  + fall=1 targ par('v(out)-0.9*vccf')  val=0 fall=1  
.measure 'turn-off time' 'trig par('v(out)-0.9*vplusf') val=0  
  + fall=1 targ par('v(out)-0.9*vccf')  val=0 rise=1  
.measure 'rise time' 'trig par('v(out)-0.9*vccf') val=0  
  + rise=1 targ par('v(out)-0.9*vccf')  val=0 rise=1
.graph V(INF) V(OUTF)
VCCF VCCF 0 vccf
RLOADF VCCF OUTF RLOADF
RINF INF VBASEF 1000
RPARF INF 0 58
XSCOPf OUTF 0 SCOPE
VINF INF 0 PL VMINUSF 0S VMINUSF 5NS
+ VPLUSF 7NS VPLUSF 207NS VMINUSF 209NS
* CCX0F VBASEF OUTF CCX0F
* CEX0F VBASEF 0 CEX0F
XQF OUTF VBASEF 0 t2n2222

.MACRO SCOPE VLOAD VREF
RIN VLOAD VREF 100K
CIN VLOAD VREF 12P
.EOM
.END
Modeling Wide-Channel MOS Transistors

Selecting an appropriate model for I/O cell transistors improves the accuracy of simulation. For wide-channel devices, model the transistor as a group of transistors connected in parallel with appropriate RC delay networks, rather than as one transistor, because of the delay introduced by the polysilicon gate. When scaling to higher speed technologies, the area of the polysilicon gate decreases, reducing the gate capacitance. However, if you scale the gate oxide thickness, it increases the capacitance per unit area, increasing the RC product. The following example illustrates the effect on delay due to this scaling. For example, for a device with

channel width = 100 microns  
channel length = 5 microns  
gate oxide thickness = 800 Angstroms

the resulting RC product for the polysilicon gate is

\[ R_{poly} = \frac{W}{L} \cdot 40 \]

\[ poly = \frac{E_{Si} \cdot n_{Si}}{tox} \cdot L \cdot W \]

\[ R_{poly} = \frac{100}{5} \cdot 40 = 800, \quad C_o = \frac{3.9 \cdot 8.86}{800} \cdot 100 \cdot 5 = 215 \, fF \]

\[ RC = 138 \, ps \]

For a transistor with

channel width = 100 microns  
channel length = 1.2 microns  
gate oxide thickness = 250 Angstroms

\[ R_{poly} = \frac{\text{channel width}}{\text{channel length}} \cdot 40 \]
You can model the RC delay introduced in modern CMOS technologies by using a nine-stage ladder model.

\[
Co = \frac{3.9 \cdot 8.86}{T_{\text{ox}}} \cdot \text{channel width} \cdot \text{channel length}
\]

\[RC = 546 \text{ ps}\]

In this example, the nine-stage ladder model was entered into a Star-Hspice data file, `$/installdir/demo/hspice/apps/asic3.sp`, and then optimized by Star-Hspice (with actual measured data of a wide channel transistor as the target data). The optimization produced a nine-stage ladder model that matched the timing characteristics of the physical data. The simulation results for the nine-stage ladder model and the one-stage model were then compared using the nine-stage ladder model as the reference. The one-stage model produces results that are about 10% faster than the actual physical data indicates.

**Example of Nine-Stage Ladder Model**

```plaintext
* FILE: ASIC3.SP Test of 9 Stage Ladder Model
.subckt lrgtp drain gate source bulk
  m1 drain gate source bulk p w='w/18' l=lt
  m2 drain g1 source bulk p w='w/9' l=lt
  m3 drain g2 source bulk p w='w/9' l=lt
  m4 drain g3 source bulk p w='w/9' l=lt
  m5 drain g4 source bulk p w='w/9' l=lt
  m6 drain g5 source bulk p w='w/9' l=lt
  m7 drain g6 source bulk p w='w/9' l=lt
  m8 drain g7 source bulk p w='w/9' l=lt
```
Running Demonstration Files  Modeling Wide-Channel MOS Transistors

m9 drain g8 source bulk p w='wt/9' l=lt
m10 drain g9 source bulk p w='wt/18' l=lt
r1 gate g1 'wt/lt*rpoly/9'
r2 g1 g2 'wt/lt*rpoly/9'
r3 g2 g3 'wt/lt*rpoly/9'
r4 g3 g4 'wt/lt*rpoly/9'
r5 g4 g5 'wt/lt*rpoly/9'
r6 g5 g6 'wt/lt*rpoly/9'
r7 g6 g7 'wt/lt*rpoly/9'
r8 g7 g8 'wt/lt*rpoly/9'
r9 g8 g9 'wt/lt*rpoly/9'
.ends lrgtp
.end pro
.end

Figure 22-14: Asic3 Single vs. Lumped Model
## Examining the Demonstration Input Files

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong>Algebraic Output Variable Examples</strong></td>
</tr>
<tr>
<td>alg.sp</td>
<td>demonstration of algebraic parameters</td>
</tr>
<tr>
<td>alg_fil.sp</td>
<td>magnitude response of behavioral filter model</td>
</tr>
<tr>
<td>alg_vco.sp</td>
<td>voltage controlled oscillator</td>
</tr>
<tr>
<td>alg_vf.sp</td>
<td>voltage-to-frequency converter behavioral model</td>
</tr>
<tr>
<td>xalg1.sp</td>
<td>QA of parameters</td>
</tr>
<tr>
<td>xalg2.sp</td>
<td>QA of parameters</td>
</tr>
<tr>
<td></td>
<td><strong>Applications of General Interest</strong></td>
</tr>
<tr>
<td>alm124.sp</td>
<td>AC, noise, transient op-amp analysis</td>
</tr>
<tr>
<td>alter2.sp</td>
<td>.ALTER examples</td>
</tr>
<tr>
<td>ampg.sp</td>
<td>pole/zero analysis of a G source amplifier</td>
</tr>
<tr>
<td>asic1.sp</td>
<td>ground bounce for I/O CMOS driver</td>
</tr>
<tr>
<td>asic3.sp</td>
<td>ten-stage lumped MOS model</td>
</tr>
<tr>
<td>bjt2bit.sp</td>
<td>BJT two-bit adder</td>
</tr>
<tr>
<td>bjt4bit.sp</td>
<td>four-bit, all NAND gate binary adder</td>
</tr>
<tr>
<td>bjtDiff.sp</td>
<td>BJT diff amp with every analysis type</td>
</tr>
<tr>
<td>bjtSchmT.sp</td>
<td>bipolar Schmidt trigger</td>
</tr>
<tr>
<td>bjtSense.sp</td>
<td>bipolar sense amplifier</td>
</tr>
<tr>
<td>cellChar.sp</td>
<td>ASIC inverter cell characterization</td>
</tr>
<tr>
<td>crystal.sp</td>
<td>crystal oscillator circuit</td>
</tr>
<tr>
<td>gaasamp.sp</td>
<td>simple GaAsFET amplifier</td>
</tr>
<tr>
<td>groupTim.sp</td>
<td>group time delay example</td>
</tr>
<tr>
<td>inv.sp</td>
<td>sweep MOSFET -3 sigma to +3 sigma, use .MEASURE output</td>
</tr>
<tr>
<td>mcdiff.sp</td>
<td>CMOS differential amplifier</td>
</tr>
</tbody>
</table>
### Running Demonstration Files

#### Examining the Demonstration Input Files

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>mondc_a.sp</td>
<td>Monte Carlo of MOS diffusion and photolithographic effects</td>
</tr>
<tr>
<td>mondc_b.sp</td>
<td>Monte Carlo DC analysis</td>
</tr>
<tr>
<td>mont1.sp</td>
<td>Monte Carlo Gaussian, uniform, and limit function</td>
</tr>
<tr>
<td>mos2bit.sp</td>
<td>two-bit MOS adder</td>
</tr>
<tr>
<td>pll.sp</td>
<td>phase locked loop</td>
</tr>
<tr>
<td>sclopass.sp</td>
<td>switched capacitor low-pass filter</td>
</tr>
<tr>
<td>worst.sp</td>
<td>worst case skew models using .ALTER</td>
</tr>
<tr>
<td>xbjt2bit.sp</td>
<td>BJT NAND gate two-bit binary adder</td>
</tr>
</tbody>
</table>

### Behavioral Applications

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>acl.sp</td>
<td>acl gate</td>
</tr>
<tr>
<td>amp_mod.sp</td>
<td>amplitude modulator with pulse waveform carrier</td>
</tr>
<tr>
<td>behave.sp</td>
<td>AND/NAND gates using G, E Elements</td>
</tr>
<tr>
<td>calg2.sp</td>
<td>voltage variable capacitance</td>
</tr>
<tr>
<td>det_dff.sp</td>
<td>double edge triggered flip-flop</td>
</tr>
<tr>
<td>diff.sp</td>
<td>differentiator circuit</td>
</tr>
<tr>
<td>diode.sp</td>
<td>behavioral diode using a PWL VCCS</td>
</tr>
<tr>
<td>dlatch.sp</td>
<td>CMOS D-latch using behaviorals</td>
</tr>
<tr>
<td>galg1.sp</td>
<td>sampling a sine wave</td>
</tr>
<tr>
<td>idealop.sp</td>
<td>ninth-order low-pass filter</td>
</tr>
<tr>
<td>integ.sp</td>
<td>integrator circuit</td>
</tr>
<tr>
<td>invb_op.sp</td>
<td>optimization of CMOS macromodel inverter</td>
</tr>
<tr>
<td>ivx.sp</td>
<td>characterization of PMOS and NMOS as a switch</td>
</tr>
<tr>
<td>op_amp.sp</td>
<td>op-amp from Chua and Lin</td>
</tr>
<tr>
<td>pd.sp</td>
<td>phase detector modeled by switches</td>
</tr>
<tr>
<td>pdb.sp</td>
<td>phase detector using behavioral NAND gates</td>
</tr>
<tr>
<td>pw110.sp</td>
<td>operational amplifier used as voltage follower</td>
</tr>
<tr>
<td>File Name</td>
<td>Description</td>
</tr>
<tr>
<td>------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>pwl2.sp</td>
<td>PPW-VCCS with gain of 1 amp/volt</td>
</tr>
<tr>
<td>pwl4.sp</td>
<td>eight-input NAND gate</td>
</tr>
<tr>
<td>pwl7.sp</td>
<td>modeling inverter by a PWL VCVS</td>
</tr>
<tr>
<td>pwl8.sp</td>
<td>smoothing the triangle waveform by PWL CCCS</td>
</tr>
<tr>
<td>ring5bm.sp</td>
<td>five-stage ring oscillator – macromodel CMOS inverter</td>
</tr>
<tr>
<td>ringb.sp</td>
<td>ring oscillator using behavioral model</td>
</tr>
<tr>
<td>sampling.sp</td>
<td>sampling a sine wave</td>
</tr>
<tr>
<td>scr.sp</td>
<td>silicon controlled rectifier modelled with PWL CCVS</td>
</tr>
<tr>
<td>swcap5.sp</td>
<td>fifth-order elliptic switched capacitor filter</td>
</tr>
<tr>
<td>switch.sp</td>
<td>test for PWL switch element</td>
</tr>
<tr>
<td>swrc.sp</td>
<td>switched capacitor RC circuit</td>
</tr>
<tr>
<td>triode.sp</td>
<td>triode model family of curves using behavioral elements</td>
</tr>
<tr>
<td>triodex.sp</td>
<td>triode model family of curves using behavioral elements</td>
</tr>
<tr>
<td>tunnel.sp</td>
<td>modeling tunnel diode characteristic by PWL VCCS</td>
</tr>
<tr>
<td>vcob.sp</td>
<td>voltage controlled oscillator using PWL functions</td>
</tr>
<tr>
<td>bigmos1.sp</td>
<td>large MOS simulation</td>
</tr>
<tr>
<td>demo.sp</td>
<td>quick demo file to test installation</td>
</tr>
<tr>
<td>m2bit.sp</td>
<td>72-transistor two-bit adder – typical cell simulation</td>
</tr>
<tr>
<td>m2bitf.sp</td>
<td>fast simulation example</td>
</tr>
<tr>
<td>m2bitsw.sp</td>
<td>fast simulation example – same as m2bitf.sp but using behavioral elements</td>
</tr>
<tr>
<td>senseamp.sp</td>
<td>bipolar analog test case</td>
</tr>
<tr>
<td>fig3a.sp</td>
<td>DFF bisection search for setup time</td>
</tr>
<tr>
<td>fig3b.sp</td>
<td>DFF early, optimum, and late setup times</td>
</tr>
<tr>
<td>inv_a.sp</td>
<td>inverter bisection pass-fail</td>
</tr>
</tbody>
</table>

Exercising the Demonstration Input Files

- Running Demonstration Files

Benchmarks

- $\texttt{installdir/demo/hspice/bench}$

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>bigmos1.sp</td>
<td>large MOS simulation</td>
</tr>
<tr>
<td>demo.sp</td>
<td>quick demo file to test installation</td>
</tr>
<tr>
<td>m2bit.sp</td>
<td>72-transistor two-bit adder – typical cell simulation</td>
</tr>
<tr>
<td>m2bitf.sp</td>
<td>fast simulation example</td>
</tr>
<tr>
<td>m2bitsw.sp</td>
<td>fast simulation example – same as m2bitf.sp but using behavioral elements</td>
</tr>
<tr>
<td>senseamp.sp</td>
<td>bipolar analog test case</td>
</tr>
</tbody>
</table>

Timing Analysis

- $\texttt{installdir/demo/hspice/bisect}$

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>fig3a.sp</td>
<td>DFF bisection search for setup time</td>
</tr>
<tr>
<td>fig3b.sp</td>
<td>DFF early, optimum, and late setup times</td>
</tr>
<tr>
<td>inv_a.sp</td>
<td>inverter bisection pass-fail</td>
</tr>
</tbody>
</table>
### Running Demonstration Files

**Examining the Demonstration Input Files**

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BJT and Diode Devices</td>
<td>$\text{installdir/demo/hspice/bjt}$</td>
</tr>
<tr>
<td>bjtbeta.sp</td>
<td>plot BJT beta</td>
</tr>
<tr>
<td>bjft.sp</td>
<td>plot BJT FT using s-parameters</td>
</tr>
<tr>
<td>bjtgm.sp</td>
<td>plot BJT Gm, Gpi</td>
</tr>
<tr>
<td>dpntun.sp</td>
<td>junction tunnel diode</td>
</tr>
<tr>
<td>snaphsp.sp</td>
<td>convert SNAP to Star-Hspice</td>
</tr>
<tr>
<td>tun.sp</td>
<td>tunnel oxide diode</td>
</tr>
<tr>
<td>Cell Characterization</td>
<td>$\text{installdir/demo/hspice/cchar}$</td>
</tr>
<tr>
<td>dff.sp</td>
<td>DFF bisection search for setup time</td>
</tr>
<tr>
<td>inv3.sp</td>
<td>inverter characterization</td>
</tr>
<tr>
<td>inva.sp</td>
<td>inverter characterization</td>
</tr>
<tr>
<td>invb.sp</td>
<td>inverter characterization</td>
</tr>
<tr>
<td>load1.sp</td>
<td>inverter sweep, delay versus fanout</td>
</tr>
<tr>
<td>setupbsc.sp</td>
<td>setup characterization</td>
</tr>
<tr>
<td>setupold.sp</td>
<td>setup characterization</td>
</tr>
<tr>
<td>setuppas.sp</td>
<td>setup characterization</td>
</tr>
<tr>
<td>sigma.sp</td>
<td>sweep MOSFET -3 sigma to +3 sigma, use measure output</td>
</tr>
<tr>
<td>tdgtl.a2d</td>
<td>Viewsim A2D Star-Hspice input file</td>
</tr>
<tr>
<td>tdgtl.d2a</td>
<td>Viewsim D2A Star-Hspice input file</td>
</tr>
<tr>
<td>tdgtl.sp</td>
<td>two-bit adder using D2A Elements</td>
</tr>
<tr>
<td>Circuit Optimization</td>
<td>$\text{installdir/demo/hspice/ciropt}$</td>
</tr>
<tr>
<td>ampgain.sp</td>
<td>set unity gain frequency of BJT diff pair</td>
</tr>
<tr>
<td>ampopt.sp</td>
<td>optimize area, power, speed of MOS amp</td>
</tr>
<tr>
<td>asic2.sp</td>
<td>optimize speed, power of CMOS output buffer</td>
</tr>
<tr>
<td>asic6.sp</td>
<td>find best width of CMOS input buffer</td>
</tr>
<tr>
<td>delayopt.sp</td>
<td>optimize group delay of LCR circuit</td>
</tr>
</tbody>
</table>
### Examining the Demonstration Input Files

#### Running Demonstration Files

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>lpopt.sp</td>
<td>match lossy filter to ideal filter</td>
</tr>
<tr>
<td>opttemp.sp</td>
<td>find first and second temperature coefficients of resistor</td>
</tr>
<tr>
<td>rcopt.sp</td>
<td>optimize speed, power for RC circuit</td>
</tr>
</tbody>
</table>

**DDL**

```
$installdir/demo/hspice/ddl
```

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ad8bit.sp</td>
<td>eight-bit A/D flash converter</td>
</tr>
<tr>
<td>alf155.sp</td>
<td>National JFET op-amp characterization</td>
</tr>
<tr>
<td>alf156.sp</td>
<td>National JFET op-amp characterization</td>
</tr>
<tr>
<td>alf157.sp</td>
<td>National JFET op-amp characterization</td>
</tr>
<tr>
<td>alf255.sp</td>
<td>National JFET op-amp characterization</td>
</tr>
<tr>
<td>alf347.sp</td>
<td>National JFET op-amp characterization</td>
</tr>
<tr>
<td>alf351.sp</td>
<td>National wide bandwidth JFET input op-amp characterization</td>
</tr>
<tr>
<td>alf353.sp</td>
<td>National wide bandwidth dual JFET input op-amp char.</td>
</tr>
<tr>
<td>alf355.sp</td>
<td>Motorola JFET op-amp characterization</td>
</tr>
<tr>
<td>alf356.sp</td>
<td>Motorola JFET op-amp characterization</td>
</tr>
<tr>
<td>alf357.sp</td>
<td>Motorola JFET op-amp characterization</td>
</tr>
<tr>
<td>alf3741.sp</td>
<td></td>
</tr>
<tr>
<td>alm101a.sp</td>
<td></td>
</tr>
<tr>
<td>alm107.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm108.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm108a.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm118.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm124.sp</td>
<td>National low power quad op-amp characterization</td>
</tr>
<tr>
<td>alm124a.sp</td>
<td>National low power quad op-amp characterization</td>
</tr>
<tr>
<td>alm158.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm158a.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm201.sp</td>
<td>LM201 op-amp characterization</td>
</tr>
<tr>
<td>File Name</td>
<td>Description</td>
</tr>
<tr>
<td>------------</td>
<td>-----------------------------------------------------------</td>
</tr>
<tr>
<td>alm201a.sp</td>
<td>LM201 op-amp characterization</td>
</tr>
<tr>
<td>alm207.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm208.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm208a.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm224.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm258.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm258a.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm301a.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm307.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm308.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm308a.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm318.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm324.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm358.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm358a.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm725.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm741.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm747.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm747c.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm1458.sp</td>
<td>National dual op-amp characterization</td>
</tr>
<tr>
<td>alm1558.sp</td>
<td>National dual op-amp characterization</td>
</tr>
<tr>
<td>alm2902.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>alm2904.sp</td>
<td>National op-amp characterization</td>
</tr>
<tr>
<td>amc1458.sp</td>
<td>Motorola internally compensated high performance op-amp characterization</td>
</tr>
<tr>
<td>amc1536.sp</td>
<td>Motorola internally compensated high voltage op-amp characterization</td>
</tr>
<tr>
<td>amc1741.sp</td>
<td>Motorola internally compensated high performance op-amp characterization</td>
</tr>
</tbody>
</table>
### Examining the Demonstration Input Files

**Running Demonstration Files**

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>amc1747.sp</td>
<td>Motorola internally compensated high performance op-amp characterization</td>
</tr>
<tr>
<td>ane5534.sp</td>
<td>TI low noise, high speed op-amp characterization</td>
</tr>
<tr>
<td>anjm4558.sp</td>
<td>TI dual op-amp characterization</td>
</tr>
<tr>
<td>anjm4559.sp</td>
<td>TI dual op-amp characterization</td>
</tr>
<tr>
<td>anjm4560.sp</td>
<td>TI dual op-amp characterization</td>
</tr>
<tr>
<td>aop04.sp</td>
<td>PMI op-amp characterization</td>
</tr>
<tr>
<td>aop07.sp</td>
<td>PMI ultra low offset voltage op-amp characterization</td>
</tr>
<tr>
<td>aop14.sp</td>
<td>PMI op-amp characterization</td>
</tr>
<tr>
<td>aop15b.sp</td>
<td>PMI precision JFET input op-amp characterization</td>
</tr>
<tr>
<td>aop16b.sp</td>
<td>PMI precision JFET input op-amp characterization</td>
</tr>
<tr>
<td>at094cns.sp</td>
<td>TI op-amp characterization</td>
</tr>
<tr>
<td>atl071c.sp</td>
<td>TI low noise op-amp characterization</td>
</tr>
<tr>
<td>atl072c.sp</td>
<td>TI low noise op-amp characterization</td>
</tr>
<tr>
<td>atl074c.sp</td>
<td>TI low noise op-amp characterization</td>
</tr>
<tr>
<td>atl081c.sp</td>
<td>TI JFET op-amp characterization</td>
</tr>
<tr>
<td>atl082c.sp</td>
<td>TI JFET op-amp characterization</td>
</tr>
<tr>
<td>atl084c.sp</td>
<td>TI JFET op-amp characterization</td>
</tr>
<tr>
<td>atl092cp.sp</td>
<td>TI op-amp characterization</td>
</tr>
<tr>
<td>atl094cn.sp</td>
<td>TI op-amp characterization</td>
</tr>
<tr>
<td>aupc358.sp</td>
<td>NEC general dual op-amp characterization</td>
</tr>
<tr>
<td>aupc1251.sp</td>
<td>NEC general dual op-amp characterization</td>
</tr>
<tr>
<td>j2n3330.sp</td>
<td>JFET 2n3330 I-V characteristics</td>
</tr>
<tr>
<td>mirf340.sp</td>
<td>IRF340 I-V characteristics</td>
</tr>
<tr>
<td>t2n2222.sp</td>
<td>BJT 2n2222 characterization</td>
</tr>
</tbody>
</table>

**Device Optimization**

```
Device Optimization $installdir/demo/hspice/devopt
```

| beta.sp      | LEVEL=2 beta optimization                                                  |
# Running Demonstration Files

## Examining the Demonstration Input Files

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>bjtopt.sp</td>
<td>s-parameter optimization of 2n6604 BJT</td>
</tr>
<tr>
<td>bjtopt1.sp</td>
<td>2n2222 DC optimization</td>
</tr>
<tr>
<td>bjtopt2.sp</td>
<td>2n2222 Hfe optimization</td>
</tr>
<tr>
<td>d.sp</td>
<td>diode, multiple temperatures</td>
</tr>
<tr>
<td>dcopt1.sp</td>
<td>1n3019 diode I-V and C-V optimization</td>
</tr>
<tr>
<td>gaas.sp</td>
<td>JFET optimization</td>
</tr>
<tr>
<td>jopt.sp</td>
<td>300u/1u GaAs FET DC optimization</td>
</tr>
<tr>
<td>jopt2.sp</td>
<td>JFET optimization</td>
</tr>
<tr>
<td>joptac.sp</td>
<td>300u/1u GaAs FET 40 MHz–20 GHz s-parameter optimization</td>
</tr>
<tr>
<td>l3.sp</td>
<td>MOS LEVEL 3 optimization</td>
</tr>
<tr>
<td>l3a.sp</td>
<td>MOS LEVEL 3 optimization</td>
</tr>
<tr>
<td>l28.sp</td>
<td>LEVEL=28 optimization</td>
</tr>
<tr>
<td>ml2opt.sp</td>
<td>MOS LEVEL=2 I-V optimization</td>
</tr>
<tr>
<td>ml3opt.sp</td>
<td>MOS LEVEL=3 I-V optimization</td>
</tr>
<tr>
<td>ml6opt.sp</td>
<td>MOS LEVEL=6 I-V optimization</td>
</tr>
<tr>
<td>ml13opt.sp</td>
<td>MOS LEVEL=13 I-V optimization</td>
</tr>
<tr>
<td>opt_bjt.sp</td>
<td>2n3947 forward and reverse Gummel optimization</td>
</tr>
<tr>
<td>am.sp</td>
<td>FFT analysis, AM source</td>
</tr>
<tr>
<td>bart.sp</td>
<td>FFT analysis, Bartlett window</td>
</tr>
<tr>
<td>black.sp</td>
<td>FFT analysis, Blackman window</td>
</tr>
<tr>
<td>dist.sp</td>
<td>FFT analysis, second harmonic distortion</td>
</tr>
<tr>
<td>exam1.sp</td>
<td>FFT analysis, AM source</td>
</tr>
<tr>
<td>exam3.sp</td>
<td>FFT analysis, high frequency signal detection test</td>
</tr>
<tr>
<td>exam4.sp</td>
<td>FFT analysis, small-signal harmonic distortion test</td>
</tr>
<tr>
<td>exp.sp</td>
<td>FFT analysis, exponential source</td>
</tr>
</tbody>
</table>

### Fourier Analysis

```
$installdir/demo/hspice/fft
```

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>am.sp</td>
<td>FFT analysis, AM source</td>
</tr>
<tr>
<td>bart.sp</td>
<td>FFT analysis, Bartlett window</td>
</tr>
<tr>
<td>black.sp</td>
<td>FFT analysis, Blackman window</td>
</tr>
<tr>
<td>dist.sp</td>
<td>FFT analysis, second harmonic distortion</td>
</tr>
<tr>
<td>exam1.sp</td>
<td>FFT analysis, AM source</td>
</tr>
<tr>
<td>exam3.sp</td>
<td>FFT analysis, high frequency signal detection test</td>
</tr>
<tr>
<td>exam4.sp</td>
<td>FFT analysis, small-signal harmonic distortion test</td>
</tr>
<tr>
<td>exp.sp</td>
<td>FFT analysis, exponential source</td>
</tr>
</tbody>
</table>
## File Name Description

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>fft.sp</td>
<td>FFT analysis, transient, sweeping a resistor</td>
</tr>
<tr>
<td>fft1.sp</td>
<td>FFT analysis, transient</td>
</tr>
<tr>
<td>fft2.sp</td>
<td>FFT analysis on the product of three waveforms</td>
</tr>
<tr>
<td>fft3.sp</td>
<td>FFT analysis, transient, sweeping frequency</td>
</tr>
<tr>
<td>fft4.sp</td>
<td>FFT analysis, transient, Monte Carlo Gaussian distribution</td>
</tr>
<tr>
<td>fft5.sp</td>
<td>FFT analysis, data-driven transient analysis</td>
</tr>
<tr>
<td>fft6.sp</td>
<td>FFT analysis, sinusoidal source</td>
</tr>
<tr>
<td>gauss.sp</td>
<td>FFT analysis, Gaussian window</td>
</tr>
<tr>
<td>hamm.sp</td>
<td>FFT analysis, Hamming window</td>
</tr>
<tr>
<td>hann.sp</td>
<td>FFT analysis, Hanning window</td>
</tr>
<tr>
<td>harris.sp</td>
<td>FFT analysis, Blackman-Harris window</td>
</tr>
<tr>
<td>intermod.sp</td>
<td>FFT analysis, intermodulation distortion</td>
</tr>
<tr>
<td>kaiser.sp</td>
<td>FFT analysis, Kaiser window</td>
</tr>
<tr>
<td>mod.sp</td>
<td>FFT analysis, modulated pulse</td>
</tr>
<tr>
<td>pulse.sp</td>
<td>FFT analysis, pulse source</td>
</tr>
<tr>
<td>pwl1.sp</td>
<td>FFT analysis, piecewise linear source</td>
</tr>
<tr>
<td>rect.sp</td>
<td>FFT analysis, rectangular window</td>
</tr>
<tr>
<td>rectan.sp</td>
<td>FFT analysis, rectangular window</td>
</tr>
<tr>
<td>sffm.sp</td>
<td>FFT analysis, single-frequency FM source</td>
</tr>
<tr>
<td>sine.sp</td>
<td>FFT analysis, sinusoidal source</td>
</tr>
<tr>
<td>swcap5.sp</td>
<td>FFT analysis, fifth-order elliptic switched capacitor filter</td>
</tr>
<tr>
<td>tri.sp</td>
<td>FFT analysis, rectangular window</td>
</tr>
<tr>
<td>win.sp</td>
<td>FFT analysis, window test</td>
</tr>
<tr>
<td>window.sp</td>
<td>FFT analysis, window test</td>
</tr>
<tr>
<td>winreal.sp</td>
<td>FFT analysis, window test</td>
</tr>
</tbody>
</table>

*Filters* 

$\textit{installdir/demo/hspice/filters}$
<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>fbp_1.sp</td>
<td>bandpass LCR filter measurement</td>
</tr>
<tr>
<td>fbp_2.sp</td>
<td>bandpass LCR filter pole/zero</td>
</tr>
<tr>
<td>fbpnet.sp</td>
<td>bandpass LCR filter s-parameters</td>
</tr>
<tr>
<td>fbprlc.sp</td>
<td>LCR AC analysis for resonance</td>
</tr>
<tr>
<td>fhp4th.sp</td>
<td>high-pass LCR fourth-order Butterworth filter</td>
</tr>
<tr>
<td>fkerwin.sp</td>
<td>pole/zero analysis of Kerwin’s circuit</td>
</tr>
<tr>
<td>flp5th.sp</td>
<td>low-pass fifth-order filter</td>
</tr>
<tr>
<td>flp9th.sp</td>
<td>low-pass ninth-order FNDR with ideal op-amps</td>
</tr>
<tr>
<td>micro1.sp</td>
<td>test of microstrip</td>
</tr>
<tr>
<td>micro2.sp</td>
<td>test of microstrip</td>
</tr>
<tr>
<td>tcoax.sp</td>
<td>test of RG58/AU coax</td>
</tr>
<tr>
<td>trans1m.sp</td>
<td>FR-4 printed circuit lumped transmission line</td>
</tr>
</tbody>
</table>

**Magnetics**

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>aircore.sp</td>
<td>air core transformer circuit</td>
</tr>
<tr>
<td>bhloop.sp</td>
<td>b-h loop nonlinear magnetic core transformer</td>
</tr>
<tr>
<td>mag2.sp</td>
<td>three primary, two secondary magnetic core transformer</td>
</tr>
<tr>
<td>magcore.sp</td>
<td>magnetic core transformer circuit</td>
</tr>
<tr>
<td>royerosc.sp</td>
<td>Royer magnetic core oscillator</td>
</tr>
</tbody>
</table>

**MOSFET Devices**

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>bsim3.sp</td>
<td>LEVEL=47 BSIM3 model</td>
</tr>
<tr>
<td>cap13.sp</td>
<td>plot MOS capacitances LEVEL=13 model</td>
</tr>
<tr>
<td>cap_b.sp</td>
<td>capacitances for LEVEL=13 model</td>
</tr>
<tr>
<td>cap_m.sp</td>
<td>capacitance for LEVEL=13 model</td>
</tr>
<tr>
<td>capop0.sp</td>
<td>plot MOS capacitances LEVEL=2</td>
</tr>
<tr>
<td>capop1.sp</td>
<td>plot MOS capacitances LEVEL=2</td>
</tr>
<tr>
<td>capop2.sp</td>
<td>plot MOS capacitances LEVEL=2</td>
</tr>
<tr>
<td>File Name</td>
<td>Description</td>
</tr>
<tr>
<td>---------------</td>
<td>--------------------------------------</td>
</tr>
<tr>
<td>capop4.sp</td>
<td>plot MOS capacitances LEVEL=6</td>
</tr>
<tr>
<td>chrgpump.sp</td>
<td>charge conservation test LEVEL=3</td>
</tr>
<tr>
<td>iiplot.sp</td>
<td>impact ionization current plot</td>
</tr>
<tr>
<td>ml6fex.sp</td>
<td>plot temperature effects LEVEL=6</td>
</tr>
<tr>
<td>ml13fex.sp</td>
<td>plot temperature effects LEVEL=13</td>
</tr>
<tr>
<td>ml13ft.sp</td>
<td>s-parameters for LEVEL=13</td>
</tr>
<tr>
<td>ml13iv.sp</td>
<td>plot I-V for LEVEL=13</td>
</tr>
<tr>
<td>ml27iv.sp</td>
<td>plot I-V for LEVEL=27 SOSFET</td>
</tr>
<tr>
<td>mosiv.sp</td>
<td>plot I-V for user include file</td>
</tr>
<tr>
<td>mosivcv.sp</td>
<td>plot I-V and C-V for LEVEL=3</td>
</tr>
<tr>
<td>qpulse.sp</td>
<td>charge conservation test LEVEL=6</td>
</tr>
<tr>
<td>qswitch.sp</td>
<td>charge conservation test LEVEL=6</td>
</tr>
<tr>
<td>selector.sp</td>
<td>automatic width and length model selector</td>
</tr>
<tr>
<td>tgam2.sp</td>
<td>LEVEL=6 gamma model</td>
</tr>
<tr>
<td>tmos34.sp</td>
<td>MOS LEVEL=34 EPFL, test DC</td>
</tr>
<tr>
<td>pci_lab.sp</td>
<td>Intel Peripheral Component Interconnect demonstration</td>
</tr>
<tr>
<td>pci_mont.sp</td>
<td>PCI Monte Carlo example</td>
</tr>
<tr>
<td>pci_wc.sp</td>
<td>PCI worst-case modeling</td>
</tr>
<tr>
<td>brad1.sp</td>
<td>bipolar radiation effects example</td>
</tr>
<tr>
<td>brad2.sp</td>
<td>bipolar radiation effects example</td>
</tr>
<tr>
<td>brad3.sp</td>
<td>bipolar radiation effects example</td>
</tr>
<tr>
<td>brad4.sp</td>
<td>bipolar radiation effects example</td>
</tr>
<tr>
<td>brad5.sp</td>
<td>bipolar radiation effects example</td>
</tr>
<tr>
<td>brad6.sp</td>
<td>bipolar radiation effects example</td>
</tr>
<tr>
<td>File Name</td>
<td>Description</td>
</tr>
<tr>
<td>------------</td>
<td>-----------------------------------------</td>
</tr>
<tr>
<td>drad1.sp</td>
<td>diode radiation effects example</td>
</tr>
<tr>
<td>drad2.sp</td>
<td>diode radiation effects example</td>
</tr>
<tr>
<td>drad4.sp</td>
<td>diode radiation effects example</td>
</tr>
<tr>
<td>drad5.sp</td>
<td>diode radiation effects example</td>
</tr>
<tr>
<td>drad6.sp</td>
<td>diode radiation effects example</td>
</tr>
<tr>
<td>dradarb2.sp</td>
<td>diode radiation effects example</td>
</tr>
<tr>
<td>jex1.sp</td>
<td>JFET radiation effects example</td>
</tr>
<tr>
<td>jex2.sp</td>
<td>JFET radiation effects example</td>
</tr>
<tr>
<td>jprad1.sp</td>
<td>JFET radiation effects example</td>
</tr>
<tr>
<td>jprad2.sp</td>
<td>JFET radiation effects example</td>
</tr>
<tr>
<td>jprad4.sp</td>
<td>JFET radiation effects example</td>
</tr>
<tr>
<td>jrad1.sp</td>
<td>JFET radiation effects example</td>
</tr>
<tr>
<td>jrad2.sp</td>
<td>JFET radiation effects example</td>
</tr>
<tr>
<td>jrad3.sp</td>
<td>JFET radiation effects example</td>
</tr>
<tr>
<td>jrad4.sp</td>
<td>JFET radiation effects example</td>
</tr>
<tr>
<td>jrad5.sp</td>
<td>JFET radiation effects example</td>
</tr>
<tr>
<td>jrad6.sp</td>
<td>JFET radiation effects example</td>
</tr>
<tr>
<td>mrad1.sp</td>
<td>MOSFET radiation effects example</td>
</tr>
<tr>
<td>mrad2.sp</td>
<td>MOSFET radiation effects example</td>
</tr>
<tr>
<td>mrad3.sp</td>
<td>MOSFET radiation effects example</td>
</tr>
<tr>
<td>mrad3p.sp</td>
<td>MOSFET radiation effects example</td>
</tr>
<tr>
<td>mrad3px.sp</td>
<td>MOSFET radiation effects example</td>
</tr>
<tr>
<td>rad1.sp</td>
<td>total MOSFET dose example</td>
</tr>
<tr>
<td>rad2.sp</td>
<td>diode photocurrent test circuit</td>
</tr>
<tr>
<td>rad3.sp</td>
<td>diode photocurrent test circuit RLEV=3</td>
</tr>
<tr>
<td>rad4.sp</td>
<td>diode photocurrent test circuit</td>
</tr>
</tbody>
</table>
### Examining the Demonstration Input Files

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>rad5.sp</td>
<td>BJT photocurrent test circuit with an NPN transistor</td>
</tr>
<tr>
<td>rad6.sp</td>
<td>BJT secondary photocurrent effect which varies with R1</td>
</tr>
<tr>
<td>rad7.sp</td>
<td>BJT RLEV=6 example (semi-empirical model)</td>
</tr>
<tr>
<td>rad8.sp</td>
<td>JFET RLEV=1 example with Wirth-Rogers square pulse</td>
</tr>
<tr>
<td>rad9.sp</td>
<td>JFET stepwise increasing radiation source</td>
</tr>
<tr>
<td>rad10.sp</td>
<td>GaAs RLEV=5 example (semi-empirical model)</td>
</tr>
<tr>
<td>rad11.sp</td>
<td>NMOS E-mode LEVEL=8 with Wirth-Rogers square pulse</td>
</tr>
<tr>
<td>rad12.sp</td>
<td>NMOS 0.5x resistive voltage divider</td>
</tr>
<tr>
<td>rad13.sp</td>
<td>three-input NMOS NAND gate with non-EPI, EPI, and SOS examples</td>
</tr>
<tr>
<td>rad14.sp</td>
<td>GaAs differential amplifier circuit</td>
</tr>
<tr>
<td>rad14dc.sp</td>
<td>n-channel JFET DC I-V curves</td>
</tr>
</tbody>
</table>

#### Sources

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>amsrc.sp</td>
<td>amplitude modulation</td>
</tr>
<tr>
<td>exp.sp</td>
<td>exponential independent source</td>
</tr>
<tr>
<td>pulse.sp</td>
<td>test of pulse</td>
</tr>
<tr>
<td>pw1.sp</td>
<td>repeated piecewise linear source</td>
</tr>
<tr>
<td>pw110.sp</td>
<td>op-amp voltage follower</td>
</tr>
<tr>
<td>rtest.sp</td>
<td>voltage controlled resistor inverter chain</td>
</tr>
<tr>
<td>sffm.sp</td>
<td>single frequency FM modulation source</td>
</tr>
<tr>
<td>sin.sp</td>
<td>sinusoidal source waveform</td>
</tr>
<tr>
<td>vcr1.sp</td>
<td>switched capacitor network using G-switch</td>
</tr>
</tbody>
</table>

#### Transmission Lines

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>fr4.sp</td>
<td>microstrip test FR-4 PC board material</td>
</tr>
<tr>
<td>fr4o.sp</td>
<td>optimizing model for microstrip FR-4 PC board material</td>
</tr>
<tr>
<td>fr4x.sp</td>
<td>FR4 microstrip test</td>
</tr>
<tr>
<td>hd.sp</td>
<td>ground bounce for I/O CMOS driver</td>
</tr>
</tbody>
</table>

---

22-38  

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>rcsnubts.sp</td>
<td>ground bounce for I/O CMOS driver at snubber output</td>
</tr>
<tr>
<td>rcsnubtt.sp</td>
<td>ground bounce for I/O CMOS driver</td>
</tr>
<tr>
<td>strip1.sp</td>
<td>two series microstrips (8 mil and 16 mil wide)</td>
</tr>
<tr>
<td>strip2.sp</td>
<td>two microstrips coupled together</td>
</tr>
<tr>
<td>t14p.sp</td>
<td>1400 mil by 140 mil, 50 ohm tline on FR-4 50 MHz - 10.05 GHz</td>
</tr>
<tr>
<td>t14xx.sp</td>
<td>1400 mil by 140 mil, 50 ohm tline on FR-4 optimization</td>
</tr>
<tr>
<td>t1400.sp</td>
<td>1400 mil by 140 mil, 50 ohm tline on FR-4 optimization</td>
</tr>
<tr>
<td>tcoax.sp</td>
<td>RG58/AU coax with 50 ohm termination</td>
</tr>
<tr>
<td>tfr4.sp</td>
<td>microstrip test</td>
</tr>
<tr>
<td>tfr4o.sp</td>
<td>microstrip test</td>
</tr>
<tr>
<td>tl.sp</td>
<td>series source coupled and shunt terminated transmission lines</td>
</tr>
<tr>
<td>transmis.sp</td>
<td>algebraics and lumped transmission lines</td>
</tr>
<tr>
<td>twin2.sp</td>
<td>twinlead model</td>
</tr>
<tr>
<td>xfr4.sp</td>
<td>microstrip test subcircuit expanded</td>
</tr>
<tr>
<td>xfr4a.sp</td>
<td>microstrip test subcircuit expanded, larger ground resistance</td>
</tr>
<tr>
<td>xfr4b.sp</td>
<td>microstrip test</td>
</tr>
<tr>
<td>xulump.sp</td>
<td>test 5-, 20-, and 100-lump U models</td>
</tr>
</tbody>
</table>
Appendix A
FAQ/Troubleshooting

This appendix contains frequently asked questions (FAQ) and their solutions for the following topics:

- Analysis
- Documentation
- Environment Variables
- Error Messages
- Input
- Installation Issues
- Licensing/Access Issues
- Limitations
- Miscellaneous
- Models
- MS Windows/PC Issues
- Netlist/Options
- Output
- W Element/Field Solver
- Waveform Viewing

Solution numbers at the end of each question and answer refer to the Avant! internal bug system solution number.
Analysis

Q: How do I make .TRAN and .TRAN SWEEP results agree?

A: If you get different results from transient simulations than when doing a parameterized transient sweep (and you are using transmission line elements), you should explicitly set the option RISETIME. For example:

```plaintext
.OPTION risetime=<rise time of fastest component being simulated>
```

Solution: 28

Q: Why do I get “Internal timestep too small” when I use UIC in the .TRAN statement?

A: If the UIC is used in the .TRAN statement, the DC operating point analysis is bypassed and a transient analysis is started using node voltages specified in an .IC statement.

During a simulation, DC operating point analysis is an important step. Most of the DC analysis algorithms, control options, initializations, and convergence also apply to transient analysis. As a result, although a transient analysis might provide a convergent DC solution, the transient analysis itself can still fail to converge if UIC is used. In transient analysis, the error message “internal timestep too small” indicates that the circuit failed to converge. The convergence failure might be due to stated initial conditions that are not close enough to the actual DC operating point values.

Therefore, the best solution is to comment out the UIC from the .TRAN statement and rerun the simulation. At that point, the DC operating point analysis is performed and the correct values are used in the transient analysis.

Solution: 383
Q: Is there a way to change the seed that pseudo-randomly generates the initial conditions in the Monte Carlo simulation?

A: Yes, you can set .OPTION seed=<value> where value is between 1 and 259200. This changes the random number generator starting seed.

Solution: 408

************************************************************************************
Q: Whom should I contact regarding Star-Hspice manuals and other documents?

A: To purchase the latest Star-Hspice Manual, call Ana Wagem at (510) 413-8383 or email:

ana_wageman@avanticorp.com

Solution: 41

Q: Are the demo files in the Star-Hspice Manual (versions 99.2 & 99.4) available anywhere on-line?

A: No, they are not on-line. However, they are in the directory where you install the Star-Hspice and AvanWaves executables:

1. From the directory where you install Star-Hspice (for example: /hspice), point to:
   /hspice/99.4/demo/

2. Two sub-directories appear:
   - /hspice directory, which contains several sub-directories, such as alge, apps, bench, bisect, bjt, etc. In each sub-directory, there are several demo netlists relative to the title of that sub-directory.
   - /awaves directory contains a sub-directory, named “tutorial” which contains AC, DC, and TRAN sub-directories. Each sub-directory contains one demo file relative to its title.

Solution: 376

Q: How do I get a copy of the Star-Hspice Manual?

A: First, check the Star-Hspice installation directory for a docs folder. If the manual isn’t there, check the Star-Hspice CD for the documents.
For UNIX, they should be in a 200*_hspice_docs.tar.gz file, or something similar.

For Windows, rerun the installation. One of the options during the installation is to choose what items to install (Star-Hspice, AvanWaves, and documentation).

If none of these options work, send an email to:

hspice_nw@avanticorp.com

An ftp account can be set up to download the electronic documents.

For hardcopies, email:

hspice_nw@avanticorp.com

for the necessary contact information.

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

Q: Are any demo files included with the PC version of the software?
A: Yes, during installation you have the option to install demo files.

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
Environment Variables

Q: What does the environment variable META_QUEUE do?

A: If META_QUEUE is enabled, it allows licenses to be queued. For example, a customer has five Star-Hspice floating licenses; if all five licenses are checked out and META_QUEUE is enabled, then the next job submitted waits in queue until a license is available. If META_QUEUE is not enabled in this situation, you simply get an error message that no licenses are available.

Note: If you have more than one Star-Hspice token (INCREMENT line) and the version dates are different, only the first token in your license file is queued. FLEXlm queues for the first INCREMENT line that satisfies the request. If you have two INCREMENT lines with different versions, there are two license pools created on the server. When you issue the queuing request, the server tries to satisfy the request, and, if not possible, queues for the first INCREMENT line that would satisfy the request. Once it queues for that particular INCREMENT line, the server waits for it to become free. It does not continually look for any other line that might satisfy this request. This is normal operation for FLEXlm.

Solution: 367
FAQ/Troubleshooting

**Error Messages**

Q: I am getting "inconsistent license key" error messages when starting up lmgrd. Why? What should I do?

A: This happens when the encryption code that avantd calculates is different from the encryption key used to generate the license key. The following pieces of information from the license key are used: the host id of the server, the software expiration date, the increment name, and the software version.

If the user changes any of these fields, you will get an inconsistent license key error message. This can also happen when you are using different versions of avantd and lmgrd; however, it is very unlikely that this will cause a problem.

Avant! does not recommend using lmreread to start a new license. Shut the license server down using:

```bash
lmdown -c /path/to/license/file
```

and then start the new license server in the normal manner.

**Solution:** 134

*******************************************************************************

Q: I am getting a TCL error: "Cannot find config.status" when running the $installdir/bin/config script to configure Star-Hspice/AvanWaves. Why?

A: Your installation is probably fine. No matter what products you choose to install, the configuration script tries to display the config.status file. Unfortunately, not all installation options generate a "config.status" file.

You can verify that the configuration was successful by reading the automatically generated logfile. This is placed in /tmp/avanti_####/config.log, where #### are numbers specific to the date and time of the installation.

**Solution:** 137

*******************************************************************************
Q: I am getting the following error message:

```
** error**: iob_loads2:9612: Number of input voltage sources in IOB = 0
```

What does this mean?

A: Certain connections in IBIS elements must be connected to ideal sources (e.g., output buffers must have their input node connected to an ideal source). For more information on which nodes must be connected, see Chapter 7, “Using IBIS Models”, in the True-Hspice Device Models Reference Manual.

Solution: 145

********************************************************************************

Q: Why is the simulate button grayed out in HSPUI, even if a simulation is not being performed?

A: This is usually caused by a computer crash during a simulation. To ungray the simulate button, type in a command prompt:

```
del %tmp%\job.run
```

Alternatively, you search for the file job.run, and delete it.

Solution: 293

********************************************************************************

Q: Why do I get the error “inductor/voltage source loop”?

A: This is normally caused by:

1. A voltage source with the inductor connected to the same point.
2. A voltage source with an inductor connected directly across its nodes.
3. Two or more inductors connected in a loop with nothing to limit the current.

The best way to solve this type of error is to connect a small series resistance (1 nano ohm or smaller usually works).

Solution: 464
**FAQ/Troubleshooting**

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

**Q**: I get the error message: “Time: command terminated abnormally.” Why?

**A**: This means Star-Hspice stops unexpectedly, which can be due to a number of problems (such as convergence problems or a numerical overflow). Looking at the *.lis and *.st0 files can usually give clues to what happened. Also, try to find out if the simulation concluded using a different version of Star-Hspice or on other platforms. If it did, it could be a bug. Otherwise, it is most likely a problem with the designs or model cards.

The message, “Time: command terminated abnormally” is output by the UNIX utility TIME, not Star-Hspice itself. The TIME utility reports various system use information on the processes it monitors. When a process being monitored stops unexpectedly, TIME issues this warning message.

**Solution**: 520

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

**Q**: Why am I getting the following error in my license.log file when I try to start the avantd daemon:

```
ATTENTION ... “avantd” vendor daemon CAN NOT co-exist with monarc lockfile * error (-1) with “monarc”, program aborted... Please correct problem and restart daemons
```

**A**: This is caused by an earlier Avanti vendor daemon. Look in the /usr/tmp directory for a file named either lockmonarcd or lock.monarcd. Delete the lockfile and restart lmgrd. The avantd daemon will now be able to start.

**Solution**: 528

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

**Q**: Why do I get a Star-Hspice and AvanWaves “configure unsuccessful” error?

**A**: If $installdir is previously set, when you install a new version of Star-Hspice the path for the configuration will not be correct (it will try to install over your previous installation). This causes a “configure unsuccessful” error. To fix this, please set the correct path to your install directory in the configure utility.

Solution: 561

Q: Why do I get the error message: 
"**error**: system file descriptors may be used up"?

A: This is an error reported by your operating system. It happens when Star-Hspice tries to open more files than is permitted. If you have a large number of .ALTER statements or if you read in lots of files (.LIB or .INCLUDE), you will have to raise your system’s limit.

With sh/ksh/bash, you can use the “ulimit” built-in to display or change the limits for the current shell and all the processes you launch from this shell. Use:

```
$ ulimit -n
```

to display the current limit. For example, on my system, I get 64; this means that any process I launch from this shell cannot open more than 64 files at once. To raise this limit to 256, for instance, type:

```
$ ulimit -n 256
```

There is a “hard” limit that you cannot exceed (although the root can change the hard limit). To see what the hard limit is on your system, type:

```
$ ulimit -Hn
```

On csh/tcsh, use the “limit” built-in do this (type limit to see a list of limits). For example, on my system:

```
cputime       unlimited
filesize      unlimited
datasize     2097148 kbytes
stacksize    8192 kbytes
coredumpsize unlimited
descriptors  64
memorysize   unlimited
```
To increase the number of open files (file descriptors) to 256, type:

```
$ limit descriptors 256
```

To view the hard limits, type:

```
$ limit -h
```

**Solution:** 613

**********************************************************************************

**Q:** Why do I get this message: "**error** reference 0:nch not found" even when NCH appears in my library?

**A:** Star-Hspice has a feature called “automatic model selection,” which is probably used in your library. You can identify models that use this feature if the model name is followed by a period and a suffix, as in:

```
.MODEL nch.1 nmos ...
```

It is likely that you have multiple .model nch.* statements that define the model’s parameters for different sizes of the transistor. These models use LMIN, LMAX, WMIN and WMAX to determine which model applies to a given transistor dimensions.

For instance, if model nch.1 includes LMIN=0.15u LMAX=0.25u WMIN=0.15u WMAX=1.0u, then the model is only applied to transistors with lengths between 0.15um and 0.25um and widths between 0.15um and 1.0um.

If you are getting a "reference not found" error, then your transistor dimensions (L and W) do not fall in the ranges specified by any of the models in your library.

**Solution:** 642

**********************************************************************************
Q: Why do I get a message: “input file contains no data”?
A: This occurs with either no .END or no return after the .END statement in the netlist. Ensure the netlist has an .END as the last statement, and do not forget to insert a return.

Solution: 44

Q: Why does an I/O Buffer used as an input have a much smaller input current than an input buffer?
A: The power clamp and ground clamp nodes need to be included in the calling card when using an I/O buffer as an input buffer.

Solution: 455
FAQ/Troubleshooting

Installation Issues

Q: Whom should I contact regarding Star-Hspice installation?
A: To contact the Star-Hspice technical support team, submit a question to:

    hspice_nw@avanticorp.com

To ensure Avant! has a thorough understanding of your question, please provide all pertinent details.

Solution: 41

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

Q: I am having trouble installing Star-Hspice on my Windows NT machine. Do you have any suggestions?
A: A common solution is setting Windows NT environment variables ($installdir, LM_LICENSE_FILE and PATH) in ControlPanel->System; these are not set by default.

Solution: 56

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

Q: I recently upgraded or installed a newer (post-97.4) Star-Hspice version; however, now I cannot simulate out of Analog Artist from Cadence. It is issuing an error message about not being able to find “permit.hsp.” Or perhaps Analog Artist is spawning the incorrect version of Star-Hspice. What do I do?
A: Most installations of Cadence Composer/Analog Artist create a script that is run to bring up the framework. Within this script, they are setting the $installdir environment variable. Edit this script and point the $installdir variable to the new Star-Hspice installation directory (the directory that contains the “bin” directory, which in turn contains the Star-Hspice and AvanWaves scripts).

Solution: 136

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
Q: I am having problems installing my new node-locked Star-Hspice license. The error I am receiving is: "invalid hostid". Star-Hspice is reporting a hostid of 0, but I have the dongle installed! What should I do?

A: Node-locked versions of Star-Hspice on the PC require the use of a parallel port dongle. Under WinNT, you must install a driver to be able to use the dongle. The installation program is "setupx86.exe" in the %installdir% directory. Under Win98/95, it is not necessary to run the "setupx86.exe" sentinel driver.

Solution: 146

*******************************************************************************
FAQ/Troubleshooting

Licensing/Access Issues

Q: Whom should I contact regarding Star-Hspice license files?
A: To request a new license file, send email to:

   license@avanticorp.com

   To ensure Avant! has a thorough understanding of your question, please provide all pertinent details.

Solution: 41

Q: My older FLEX license does not work with my new Star-Hspice. What should I do?
A: FLEXlm v5.0 needs a 4-digit year in the expiration date; you should get a new license.

Solution: 53

Q: How can I run older Star-Hspice versions without having to source the “cshrc.meta” file of the older version?
A: You have to edit the “versions” file in the latest version of Star-Hspice, e.g., ..installdir../99.2/bin/versions, and include the paths of the older versions in the “versions” file. Once that is set, simply type:

   hspice

   at the command line. After you enter the input and output file names, you are prompted for a version to run. Select the number (1,2,3...etc) that represents the version you would like to run.

   On PC’s, modify the “..installdir\99.2\versions” file in the same manner and then you can select the version you would like to run by modifying the last line on the HSPUI window.

Solution: 57

Q: I am getting "inconsistent license key" error messages when starting up lmgrd.
A: See this solution in “Error Messages” on page 7.

Solution: 134

Q: I am getting a TCL error: “Cannot find config.status” when running the $installdir/bin/config script to configure Star-Hspice/AvanWaves.
A: See this solution in “Error Messages” on page 7.

Solution: 137

Q: How can I reserve licenses for a particular user, group, or host?
A: Flexlm allows you to reserve licenses using a configuration file. The configuration file is a plain ASCII file containing comments and statements. Lines starting with a # are considered comments. You may create groups of users using the statement:

```
GROUP <groupname> <user> [...] 
```

You may reserve a specific license to either a user, a group, a host or a display using one of:

```
RESERVE <num_to_reserve> <feature> USER <username>
RESERVE <num_to_reserve> <feature> GROUP <groupname>
RESERVE <num_to_reserve> <feature> HOST <hostname>
RESERVE <num_to_reserve> <feature> DISPLAY <displayname>
```

Reserving a license for a specific HOST does not prevent users from setting their DISPLAY environment variable to their local DISPLAY and running the tool. In fact, reserving a license for a HOST is very similar to using a node-locked license.

Reserving a license for a DISPLAY ensures that the DISPLAY environment variable is set to what you have specified.

Solution: 654
Limitations

Q: What are the known limitations of Metaencryption?

A: The known limitations are:

- The filenames of the encrypted files must have the same name as the subcircuit definition they contain (with a .inc extension).
- The encrypted files must not be used with a .LIB or .INCLUDE in the netlist. Instead, they must be included through the automatic search path (.OPTION search=...) by referencing the subckt name in a subckt instance.
- No more than 80 characters are allowed in a line; semi colons (;) are not allowed.
- For Star-Hspice 1998.4 and earlier versions, dummy models should be inserted before using the LEVEL 49 model.
- For every .PROTECT you should have an .UNPROTECT statement.
- It is always good to have .PROTECT and .UNPROTECT in the following order:

<table>
<thead>
<tr>
<th>Recommended</th>
<th>Not Recommended</th>
</tr>
</thead>
<tbody>
<tr>
<td>.SUBCKT</td>
<td>.SUBCKT</td>
</tr>
<tr>
<td>.PROTECT</td>
<td>.PROTECT</td>
</tr>
<tr>
<td>~~~</td>
<td>~~~</td>
</tr>
<tr>
<td>.UNPROTECT</td>
<td>.ENDS</td>
</tr>
<tr>
<td>.ENDS</td>
<td>.UNPROTECT</td>
</tr>
</tbody>
</table>

Solution: 40

***********************************************************************
**Miscellaneous**

Q: Should I include the gate edge of the source and drain when specifying the PD and PS (periphery of the drain and source respectively, used for calculating parasitic diodes)?

A: For ACM=0 or 2, you do include the gate edge of the source and drain when calculating PS and PD. For ACM=3, you do not include the source or drain edges when specifying PS and PD. PS and PD are not used for ACM=1.

*Solution: 133*

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

Q: Is there a difference between parameters defined on the .SUBCKT line and those defined in the subcircuit body?

A: Parameters defined on the .subckt line are in the same namespace as parameters defined within the body of the subcircuit.

The following two subcircuits are equivalent:

```plaintext
.SUBCKT sub1 in out l=10u w=5u
.ENDS
```

Or:

```plaintext
.SUBCKT sub2 in out
.PARAM l=10u w=5u
.ENDS
```

*Note: Both forms of the subcircuit accept the parameters “l” and “w” on element instance lines.*

*Solution: 139*

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
Q: How can I simplify repetitive complex measurements?

A: Encapsulate the functionality of your measurements/probes in subcircuits. Subcircuits do not have to contain elements. They can contain complex measurement routines to make measurements less tedious. If you make judicious choices for the instance names, parsing the output becomes relatively easy. For example, calculate AC transfer functions for arbitrary nodes in your netlist:

```
.PARAM mag(a,b) = 'sqrt(a*a+b*b)'
.SUBCKT Xfer in out
.PROBE AC xfer
par('mag(vr(in)*vr(out)+vi(in)*vi(out),vi(in)*vr(out) - vi(out)*vr(in))/mag(vr(out),vi(out))')
*xfer = mag(in/out) (note the voltages at in and out are complex)
.ENDS
```

**Solution:** 142

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
Models

Q: Why doesn’t .OPTION SCALE work in my simulation?

A: Check to see if your MOSFET and model card are wrapped inside a .SUBCKT call. For example:

```
.SUBCKT pmos d g s b w=1 l=1 m=1 mp d g s b p w=w l=l m=m
.MODEL p pmos LEVEL= ........
.ENDS
```

If so, check the model parameters for any dependencies on width or length. These parameters, in this case, are not scaled. .OPTION SCALE only affects width and length at the time they’re passed into the model card as the physical length and width. The model parameter is using width and length before they get scaled.

Solution: 209

***************

Q: What is the process to get proprietary MOSFET models?

A: The following MOSFET model level numbers are vendor proprietary and require a special license to use:

- AMD AMD LEVEL 32
- Dallas Semi DALLAS LEVEL 19
- Hitachi HIT LEVEL 43
- IBM IBM LEVEL 48
- Lucent ATT LEVEL 45
- Motorola MOT LEVEL 31
- MOTSSIM LEVEL 29
- National NAT LEVEL 33
- SGS Thomson SGSTHOM LEVEL 46
As of July 12, 2000, these are the contact people:

<table>
<thead>
<tr>
<th>Company</th>
<th>Contact Person</th>
<th>Phone Numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMD</td>
<td>Barbara Vervenne</td>
<td>(512) 602-5783</td>
</tr>
<tr>
<td>Dallas Semi</td>
<td>Roy Hensley</td>
<td>(214) 450-3858</td>
</tr>
<tr>
<td>Hitachi</td>
<td>Len Mizrah</td>
<td>(408) 456-2081</td>
</tr>
<tr>
<td>IBM</td>
<td>Cal Bittner</td>
<td>(902) 769-6528</td>
</tr>
<tr>
<td>Lucent</td>
<td>Roberta Kulp</td>
<td>(610) 712-2614</td>
</tr>
<tr>
<td>Motorola</td>
<td>Ralph Sokel</td>
<td>(512) 933-5264</td>
</tr>
<tr>
<td>National</td>
<td>Chen Young Tao</td>
<td>(408) 721-5665</td>
</tr>
<tr>
<td>SGS Thomson</td>
<td>Claude Frank</td>
<td>33 476 92 63 47 (Tel)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>33 476 08 96 52 (Fax)</td>
</tr>
<tr>
<td>Sharp</td>
<td>Sigenobu Kiyoi</td>
<td>81 7 4365 4273</td>
</tr>
<tr>
<td>TI</td>
<td>Jeff Brunson</td>
<td>(972) 480-2481</td>
</tr>
<tr>
<td>Vitesse</td>
<td>Aubrey Grey</td>
<td>(805) 388-7517</td>
</tr>
</tbody>
</table>

For a customer to receive a license from Avant! (the vendors do not cut the licenses), he/she must contact the vendor and request that an authorization letter is submitted to Avant! Once Avant! receives the letter, a license file can be processed.

**Solution:** 263
Q: Why doesn’t BJT LV5 - FT agree with net analysis results?

A: FT is a simple estimate for a cut-off frequency of the internal transistor:

\[ ft = \frac{\text{abs}(gm - go)}{2\pi \times \text{max}(1.0d-18, C_{be} + C_{bc} + C_{bx})} \]

The parameters for the equation are from the equivalent circuit for the BJT (see Chapter 4, “Using BJT Models”, in the True-Hspice Device Models Reference Manual).

FT does not include parasitic elements (Rb, Rc, Re for example), and does not include the external circuit. It just gives a simple estimate for cut-off frequency of the internal transistor and it cannot replace results of actual simulation.


Solution: 560

***************************************************************
Q: What is the importance of the following excerpt from the attached .lis file:

*****************************************************************
**warning BSIM3v3 VERSION parameter does not appear in the model
card!!!
Failure to explicitly set VERSION may result in inaccurate results!
*****************************************************************

A: Avant! implemented the BSIM3v3 models released from UC Berkeley in the forms of LEVEL 49 and LEVEL 53. Since implementation, UC Berkeley has released patches and Avant! has implemented them as 3.1 (default for 98.2), 3.2 (default for 98.2 and 98.4) and 3.22 (default for 99.2, 99.4 and 2000.2).

If your models were developed for the VERSION = 3.1 release and this parameter is not present in your models/libraries, then Star-Hspice defaults to 3.22 (in Star-Hspice 2000.2 release), which may give you unexpected results.

Solution: 562
MS Windows/PC Issues

Q: My Star-Hspice license will not work on my PC. Why?
A: Problems often occur on PC's with truncated lines in license files; repair the license or contact the Star-Hspice technical support team by submitting a question to:

hspice_nw@avanticorp.com

To ensure Avant! has a thorough understanding of your question, please provide all pertinent details.

Solution: 55

Q: I am having trouble installing Star-Hspice on my Windows NT machine.
A: Windows NT environment variables (installdir, LM_LICENSE_FILE and PATH) need to be set in ControlPanel->System; these are not set by default.

Solution: 56

Q: How can I run older Star-Hspice versions without having to source the “cshrc.meta” file of the older version?
A: See this solution in “Licensing/Access Issues” on page 15.

Solution: 57

Q: Why do I get the message, “Bad date found in the running machine,” when starting Star-Hspice on Win NT?
A: To get a license to check out, make sure the dates on the Windows NT machine are consistent with the current time (i.e., no future creation or modification times). The files with bad dates must be changed.
However, Windows NT does not come with a utility that can easily change file dates. To change these dates requires a command such as the UNIX “touch” command which Windows NT does not have. There is a third party software package that does have this “touch” command. “UnixDos Toolkit 4.3d” has numerous UNIX commands for the Window NT environment. It can be downloaded from software sites. After installation of this utility, one can “touch” the files and change their dates to the current date. However “touch” does not work with folders. To update the folder’s dates, just copy the folder’s contents to a new folder (example: folder xxx to folder xxx1), delete the old folder, and rename the folder to the original name (back to xxx).

Star-Hspice works when the files and directories in the “WINNT” folder are changed to the current date. Other files, not in the “WINNT” folder, with bad (future) dates do not cause any problems. An example of this is the MS Office files and folders. They can have bad dates but they do not affect the ability of Star-Hspice to run.

Solution: 341

Q: In Windows, the path to license.dat is correct, but still Star-Hspice cannot find it. What do I do?

A: If you use Windows Explorer, it will, by default, not show the extension of a file. So if, by mistake, your license file has an additional extension besides .dat, then you will see it in the Explorer view, but Star-Hspice cannot find it.

To remedy the problem, open a “DOS prompt” and go to the directory where you have your license file and type (without quotes) “dir”. Find your license file, and see if it has an additional extension such as .txt or .flx. To fix it, type “rename license.dat.?? license.dat”. This should rename the file to license.dat.

Solution: 439
Q: How do I load network files into AvanWaves on a PC?
A: To be able to view network drives in AvanWaves, you need to know the path to the network resource. To access a file on server in your home directory, you would use the path:

\Server\home\user

This has to be typed in the “open” dialog box in AvanWaves. AvanWaves will 'remember' this path throughout the current session.

**Note:** You have to be logged into the server you are trying to access, and have permission to read. AvanWaves may crash unexpectedly otherwise.

**Solution:** 448

Q: How do you run Star-Hspice from a command prompt in Windows?
A: Use the form:

    hspice -i input.sp -o output.lis

This opens the Star-Hspice output window (shows the status of the .sw0 file) and runs the input file. When Star-Hspice is done, the window closes and the command prompt is updated.

**Solution:** 457

Q: How do I get a copy of the Star-Hspice manuals (for Windows)?
A: See this solution in “Documentation” on page 4.

**Solution:** 460
Q: If I downloaded Star-Hspice from Windows NT, will it work on all Windows operating systems?
A: Yes, Star-Hspice can be run on Windows 95/98 and NT 3.5 and 4.0.

Solution: 502

Q: Are there any demo files included with the PC version of the software?
A: Yes, during installation you have the option to install demos.

Solution: 503
Netlist/Options FAQ/Troubleshooting

Netlist/Options

Q: Determining the actual values used for simulation.

A: To determine the actual options used for a simulation, include the following line in your netlist:

```
.OPTION OPTS
```

This forces Star-Hspice to print out the options and corresponding values used in the simulation to stdout. Emphasis is generally redirected to a .lis file.

**Note:** If you are looking for the analysis-specific options, you must perform the type of analysis you are interested in within your netlist.

If you would like to find the actual element parameters used in the simulation, then you can use the element templates as described in Chapter 8, “Element Template Output” on page 8-35 in the 2000.4 Star-Hspice Manual.

**Solution:** 143

******************************

Q: My netlists, which contain both IBIS elements and .ALTER statements, do not always complete successfully or the answers are odd.

A: This was corrected in Star-Hspice v1999.4 release and after.

**Solution:** 147

******************************
Q: Can I use more than one interface option in my netlist?
A: No, the first interface option will be overwritten by the second. If you first set:

```plaintext
.OPTION CSDF
```

and later in the netlist set:

```plaintext
.OPTION POST
```

Star-Hspice first writes all the outputs in Viewlogic format and later the outputs are overwritten in AvanWaves format. You cannot see the output in Viewlogic but you can see them in AvanWaves.

**Solution:** 208

Q: Why doesn’t .OPTION SCALE work in my simulation?
A: See this solution in “Models” on page 20.

**Solution:** 209

Q: Why does my extracted netlist fail in Star-Hspice?
A: To use an extracted netlist, do a global search for the colon symbol (:).

Replace this character globally with some unique pattern that is not likely to be in the netlist already. “_c_” is a possible replacement for the colon symbol.

**Solution:** 342

Q: What is the magnitude difference between the NORM and UNORM options when using windowing in the .FFT statement?
A: If you use the option UNORM instead of the default NORM setting in your .FFT statement, you will see a difference in the signal magnitude. The reason for this is because of the equations that govern the different windows. The equations are given in Table 19-1 on page 19-4.
The difference in magnitude is due to “Coherent Power Gain.” The definition for Coherent Power Gain is that it is a measure of the reduction in signal power due to the window function suppressing a coherent signal at the end of the measurement interval. This value is really given for each window in the equation column (it is not obvious in all cases). Here is a table to show what the coherent power gain is for each case.

<table>
<thead>
<tr>
<th>Window</th>
<th>Coherent Power Gain</th>
<th>Coherent Power Gain (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rectangular</td>
<td>1.0</td>
<td>0.0</td>
</tr>
<tr>
<td>Bartlett</td>
<td>0.5</td>
<td>-6.021</td>
</tr>
<tr>
<td>Hanning</td>
<td>0.5</td>
<td>-6.021</td>
</tr>
<tr>
<td>Hamming</td>
<td>0.54</td>
<td>-5.352</td>
</tr>
<tr>
<td>Blackman</td>
<td>0.42323</td>
<td>-7.468</td>
</tr>
<tr>
<td>Blackman - Harris</td>
<td>0.35875</td>
<td>-8.904</td>
</tr>
<tr>
<td>Gaussian (a=3)</td>
<td>0.72</td>
<td>-2.853</td>
</tr>
<tr>
<td>Kaiser - Bessel (a=3)</td>
<td>0.4</td>
<td>-7.959</td>
</tr>
</tbody>
</table>

**Solution:** 351

**************************************************************************************

Q: How can I find out what components are connected to the same node?

A: The option you probably need is: .OPTION NODE. This option creates a node cross-reference table that can be printed. The table lists each node and all the elements connected to it. The terminal is indicated by a code, separated from the element name with a colon (:). The codes are:

+ Diode anode
- Diode cathode
B BJT base
B MOSFET or JFET bulk
C BJT collector
Q: In PETL, what is the significance of GRIDFACTOR?
A: The program uses the predefined number of segments according to the specified accuracy mode. In some cases, users may want higher accuracy than they can specify using the accuracy mode. Then they can double or triple the number of the predefined segments by setting GRIDFACTOR to 2 or 3.

Solution: 360

Q: Which integration method (TRAP or GEAR) is more accurate?
A: The TRAP (trapezoidal) method is faster and more accurate than GEAR. The GEAR method is used to remove the oscillation that can occur due to the TRAP algorithm. Circuits that are nonconvergent with TRAP will often converge with GEAR. The GEAR method is suitable for the circuits that are inductive in nature, such as switching regulators.

Solution: 392

Q: Why doesn’t losstangent have any affect on my W Element?
A: For the dielectric loss matrix to be computed and included in the simulation, “.FSOPTIONS computegd” has to be set in the SPICE deck.

Solution: 505
Q: I have 64 .ALTER statements but only get 36 .mtx files. Why?
A: By default, Star-Hspice only generates 36 unique output files for .tr*, .mt* etc. After 36 .ALTER statements, Star-Hspice starts from the beginning and writes over *.mt0 on up. To change this you can use either:

`.OPTION ALT999`

or:

`.OPTION ALT9999`

The first option lets Star-Hspice write 999 files before going back to the 0th file and alt9999 lets you write 9999 output files.

Solution: 511

Q: What does the option MU do? The manual just says it is a trapezoidal integration parameter.
A: The option MU acts as both a flag and a parameter. The equations for trapezoidal integration and backward-Euler integration are very similar to each other. The difference between these two is the parameter MU. By setting MU to 0.5 (the default), Star-Hspice uses trapezoidal integration. If MU=0, then Star-Hspice uses backward-Euler integration. If you set MU to a value between 0 and 0.5, then you get a blend of both methods.

Here is the order of the three integration methods available in Star-Hspice (trapezoidal, backward-Euler, Gear) from most accurate to most stable:

- Trapezoidal (most accurate)
- Backward-Euler
- Gear (most stable)

Solution: 556
Output

Q: How can I reduce the size of output files?
A: By adding .OPTION PROBE to the netlist, only those nodes explicitly referenced with .PROBE, .PRINT, .PLOT, or .GRAPH have output values displayed in one of the output files.

Solution: 43

Q: The output of my simulation is not what I expected at all. Also, the solution shows instability or extreme sensitivity to parameter or conductance values.
A: Try .OPTION PIVOT=1 (or .OPTION PIVOT=11). The default pivoting algorithm in Star-Hspice does not pick a pivot element. This can lead to instability when there are large conduction ratios (typically when small conductances exist).

Solution: 135

Q: I would like .GRAPH to only write to a file, and not send the job to the printer automatically.
A: You can accomplish this by editing your $installdir/meta.cfg. Comment out all the blocks that refer to “PLOTSETUP” and “PRTDEFAULT.” Then enter:

```
PRTDEFAULT = PS
PLOTSETUP PS PSCRIPT
PLOTFILE = /tmp/hspice.ps
END
```

Solution: 138
Q: Can I use more than one interface option in my netlist (and how does this affect my output)?

A: See this solution in “Netlist/Options” on page 28.

Solution: 208

Q: Can PRINTDATA in PETL only have the YES and NO option? When I set PRINTDATA=YES, it did not create RLGC file.

A: If RLGCFILE is specified, it prints to that file; otherwise, it prints to the standard error output, which can be redirected with the standard output using >& in UNIX. Please make sure to specify .PRINTDATA=YES in .FSOPTIONS and RLGCFILE in .MODEL cards.

Solution: 390
W Element/Field Solver

Q: How do I define an RLGC for a W Element without R and G?
A: Since the R and G matrix elements are optional, they can be left empty or 0 when defining RLGC parameters in W Element.

Solution: 458

********************************************************************************

Q: Why is the field solver not giving me accurate results?
A: To receive more accurate results when using the field solver, please use Star-Hspice 1999.4 or later. There have been many improvements to the W Element and the field solver.

Solution: 459

********************************************************************************

Q: Why doesn’t losstangent have any affect on my W Element?
A: See this solution in “Netlist/Options” on page 28.

Solution: 505

*******************************************************************************
Waveform Viewing

Q: How can one view a waveform on an old waveform viewer (e.g., HSPLLOT) or using third-party tools (e.g. Viewdraw)?

A: Add the following card to SPICE deck:

`.OPTION POST_VERSION = 9007`

Solution: 42

Q: I am performing analysis at different operating temperatures. However, my waveform/measurements are not changing when I change the temperature of the simulation. What is going on?

A: Most elements’ temperature coefficients default to zero. You must specify non-zero coefficients to derate components in the simulation. You can do this either on the element instance line or in the .MODEL card for the elements. For information on element-specific temperature coefficients, please see Star-Hspice Manual, Volume II.

Solution: 155

Q: Can I use more than one interface option in my netlist (how does this affect my waveform viewing)?

A: See this solution in “Netlist/Options” on page 28.

Solution: 208

Q: How do I create eye diagrams with Star-Hspice?

A: Here is an example of an eye diagram circuit in the Star-Hspice distribution:

`<installdir>/demo/awaves/demo/eyediag*`

As a quick reference, an eye diagram simply imitates the behavior of an oscilloscope (the waveform is displayed starting from the left end of the
To get these results in Star-Hspice, you need to include these two statements in your netlist:

```
.PARAM width=5ns phase=0ns
.PROBE TRAN TIME2=par('TIME+phase-int((TIME+phase)/width)*width')
```

This creates a new TIME2 output variable. You may adjust the width of the window (in ns) with the parameter “width”. You may also adjust the phase of the waveform with the parameter “phase.” To get these results in AvanWaves:

- Open the resulting .tr# file
- In the “Results Browser” window, under “Types:” select “Params”
- Under “Curves:” select “time2”
- Under “Current X-Axis,” click on “Apply”
- Under “Types:” again, select “Voltages,” “Currents” or any other type of output variable you want to display
- Double click on the desired signals you want to display
- In the viewing window, click on the right mouse button; select “Monotonic Plot ...”

_Solution: 611_
Appendix B

Interfaces For Design Environments

Star-Hspice simulation is supplemented by the following design interface products:

- AvanLink to Cadence Composer™ and Cadence Analog Artist™ interfaces Star-Hspice with Cadence Design Systems’ Design Framework II to support data interchange and cross-probing with Analog Artist and Composer.

- AvanLink to Mentor Design Architect™ interfaces Star-Hspice with Mentor Graphics’ Falcon Framework to support cross-probing with Design Viewpoint Editor and data interchange with Design Architect (DA) and Design Viewpoint Editor (DVE).

Overviews of these interface products are presented in the following sections:

- AvanLink to Cadence Composer and Analog Artist
- AvanLink for Design Architect
- Viewlogic Links
AvanLink to Cadence Composer and Analog Artist

AvanLink to Cadence Composer and Analog Artist provides a netlister, a symbol library, cross-probing, and backannotation capabilities. AvanLink is an Avant! interface product that links the Star-Hspice circuit simulator with the following products from Cadence:

- Composer, Versions 4.2.1a, 4.2.2, 4.3.2, and 4.3.3
- Analog Artist, Versions 4.2.1a, 4.2.2, 4.3.2, and 4.3.3

Features

AvanLink has the following functionality:

- Provides hierarchical Netlisting (HNL), with incremental capability (IHNL), through the CadenceLink netlister and the Cadence simulation environment
- Provides Avant!’s metaLib class-based library to support all of the Star-Hspice elements. The metaLib library uses Cadence’s standard Component Description Format (CDF).
- Supports cross-probing for both voltage and current from both Composer and Analog Artist schematics to Avant!’s AvanWaves waveform display tool
- Supports hierarchical parameter passing and algebraic function operations
- Preserves Star-Hspice hierarchical path names through a transparent net name mapping function
- Supports the Parameter Storage Format (PSF) output program for displaying waveforms with Analog Artist
- Provides an automatic library translation program for the Cadence sample and analogLib libraries and user-defined libraries
- Supports backannotation of operating points and element parameters back to the schematic
- Supports graphical setup of simulation initial conditions
Figure B-1 shows how AvanLink fits into the design process.

**Figure B-1: AvanLink Architecture for Design Framework II with Composer**

Environment

AvanLink provides an integrated environment that allows configuration of design, simulation, and display tools to support the chosen design flow. Develop the design using Composer, simulate it using Star-Hspice, and then view it using AvanWaves. Access AvanLink by selecting options on menus, or by using specific keys assigned to these options. Figure B-2 shows the operating environment for AvanLink.
Figure B-2: Star-Hspice AvanLink in a Cadence Composer Environment

AvanLink Design Flow

Figure B-3 is an overview of the process involved in creating a design with AvanLink.
Schematic Entry and Library Operations

AvanLink helps you design your schematic using the *metaLib* Component Description Format (CDF) library. This is a class-based library that includes all the Star-Hspice elements. Each element is described by a set of parameters that are organized in classes and subclasses. An example of a *metaLib* class-based CDF library structure for a source element is shown in Figure B-4.

As each element in the design is instantiated, a form is opened, automatically displaying the CDF parameters for that element. Modifications can be made to
these parameters as necessary. AvanLink guarantees that Star-Hspice generates an accurate and syntactically correct netlist for simulation.

**Figure B-4: Example metaLib Library Structure for a Source Element**

<table>
<thead>
<tr>
<th>Library</th>
<th>Category</th>
<th>Element</th>
<th>Class</th>
<th>Subclass</th>
</tr>
</thead>
<tbody>
<tr>
<td>metaLib</td>
<td>sources</td>
<td>vsrc</td>
<td>tran</td>
<td>pulse</td>
</tr>
<tr>
<td></td>
<td></td>
<td>isrc</td>
<td></td>
<td>SIN</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXP</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PWL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PL</td>
</tr>
</tbody>
</table>

Use the library interchange program supplied by AvanLink to convert personal or customized symbol libraries to incorporate metaLib CDF parameters. Figure B-5 diagrams this procedure.

**Figure B-5: AvanLink Library Interchange Function**

**Netlist Generation**

AvanLink uses the Cadence Open Simulation System (OSS) to integrate Star-Hspice into the Cadence Simulation Environment (SE). The AvanLink netlister includes customized functions, in addition to those in the OSS Hierarchical Netlister, in order to provide the following features:
Preservation of the pin names in the design
- Maintenance of the original design signal names
- Preservation of design hierarchy
- Time savings when dealing with large designs that require few modifications

Simulation

The simulation is run in a user-designated simulation directory. The Cadence simulation environment initializes this directory and copies the basic Star-Hspice control files into it. You can modify these files to add personal Star-Hspice commands as desired. All Star-Hspice analysis types, including advanced analyses such as Optimization and Monte Carlo, can be specified with the control file.

Waveform Display

Analyze and display output waveforms using the AvanWaves program. The cross-probing feature allows probing a net in the schematic window and viewing its signal in the AvanWaves display window. Cross-probing is supported for signals generated by transient, DC, or AC analysis. The cross-probing feature also allows pins to be probed for branch currents.

AvanLink also generates waveform format (PSF) for displaying in the Analog Artist environment and supports cross-probing and backannotation of the Analog Artist display.
AvanLink for Design Architect

AvanLink for Design Architect is an Avant! interface product that links the Star-Hspice circuit simulator with the following products from Mentor Graphics:

- Design Architect
- Design Viewpoint Editor (DVE)

AvanLink-DA provides a netlister, a symbol library, and cross-probing and backannotation capabilities.

Features

AvanLink-DA features include the following:

- Hierarchical netlisting, provided through the AvanLink-DA netlister and simulation environment
- Avant!’s metaLib class-based library, supporting all of the Star-Hspice elements, with advanced Star-Hspice properties and element syntax
- Cross-probing from Design Viewpoint Editor schematics to Avant!’s waveform display tool, AvanWaves
- Hierarchical parameter passing and algebraic function operations
- Facility to preserve Star-Hspice hierarchical path names through a transparent net name mapping function
- Utilities for migrating customers’ component libraries to AvanLink-DA
- Backannotation of operating point voltages back to the Mentor Graphics Design Viewpoint Editor
- Ability to set up and probe terminal current values
- Ability to specify initial condition (IC) and nodeset values
- Support for element parameter backannotation onto the schematic within DVE
- Support for Star-Hspice legacy libraries

Figure B-6 shows how AvanLink-DA fits into the design process.
AvanLink-DA provides an integrated environment for circuit design, simulation, and waveform display. Develop a design using the Design Architect, simulate it using Star-Hspice, and then view the results using AvanWaves. Access AvanLink-DA by selecting options on menus or by clicking buttons on the palette in the Mentor Graphics Design Architect window corresponding to these options. Figure B-7 shows the operating environments for AvanLink-DA.
AvanLink-DA Design Flow

Figure B-8 provides an overview of the processes involved in creating and simulating a design with AvanLink-DA.

Figure B-8: Design Flow for AvanLink for Design Architect

Schematic Entry and Library Operations

AvanLink-DA helps schematic design using metaLib. Avant!’s metaLib is a class-based library that includes all of the Star-Hspice elements. Each element is described by a set of parameters that are organized in classes and subclasses. An example of a metaLib class-based library structure for a voltage source element is shown in Figure B-9.
After each design element is instantiated, you can display and edit the element’s parameters. Modify these parameters as necessary. AvanLink-DA guarantees that Star-Hspice generates an accurate and syntactically correct netlist for simulation.

The library migration program supplied by AvanLink-DA to convert personal or customized symbol libraries to incorporate metaLib attributes. Figure B-10 diagrams this procedure.

Figure B-9: Example metaLib Library Structure for a Source Element

<table>
<thead>
<tr>
<th>Library</th>
<th>Element</th>
<th>Class</th>
<th>Subclass</th>
</tr>
</thead>
<tbody>
<tr>
<td>metaLib</td>
<td>vsrc</td>
<td>tran</td>
<td>pulse</td>
</tr>
<tr>
<td></td>
<td>isrc</td>
<td>dc</td>
<td>SIN</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>EXP</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>PWL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>PL</td>
</tr>
</tbody>
</table>

Figure B-10: AvanLink-DA Library Migration Function

Custom Library  Library Migration Program  Customized Library with AvanLink-DA Attributes
Netlist Generation

The AvanLink-DA Netlister provides the following features:
- Creation of a complete hierarchical Star-Hspice netlist
- Preservation of the original design pin names
- Maintenance of the original design signal names
- Preservation of the design hierarchy

Simulation

Run the simulation in a self-designated simulation run directory. The AvanLink-DA simulation environment initializes this directory and copies the basic Star-Hspice control files into it. Modify these files to add personal Star-Hspice commands as desired. Specify all Star-Hspice analysis types, including advanced analyses such as Optimization and Monte Carlo, using the control file.

Waveform Display

Display output waveforms using the waveform display tool, AvanWaves. The cross-probing feature allows you to probe on a net in the schematic window inside DVE and view its signal in the AvanWaves display window. Cross-probing is supported for signals generated by transient, DC, or AC analysis. The cross-probing feature also allows pins to be probed for branch currents.
Viewlogic Links

Users of Viewlogic have access to Star-Hspice through the Viewlogic Powerview framework. These tools (provided by Viewlogic) include a netlister, a Star-Hspice option CSDF for waveform display in viewtrace, and cross-probing. Additionally, Viewlogic provides a Star-Hspice/Madssim mixed-signal simulation solution.
Appendix C

Performing Library Encryption

Library encryption allows you to distribute your own proprietary Star-Hspice custom models, parameters, and circuits to other people without revealing your company’s sensitive information. Recipients of an encrypted library can run simulations that use your libraries, but Star-Hspice does not print encrypted parameters, encrypted circuit netlists, or internal node voltages. Your library user sees the devices and circuits as “black boxes,” which provide terminal functions only.

Use the library encryption scheme primarily to distribute circuit blocks with embedded transistor models, such as ASIC library cells and I/O buffers. Star-Hspice uses subcircuit calls to read encrypted information. To distribute device libraries only, create a unique subcircuit file for each device.

This chapter describes Avant!’s Library Encryptor and how to use it to protect your intellectual property. The following topics are covered in the chapter:

- Understanding Library Encryption
- Knowing the Encryption Guidelines
- Installing and Running the Encryptor
- Understanding Metaencrypt Features
Understanding Library Encryption

The library encryption algorithm is based on that of a five-rotor Enigma machine. The encryption process allows the user to specify which portions of subcircuits are encrypted. The libraries are encrypted using a key value that Star-Hspice reconstructs for decryption.

Controlling the Encryption Process

To control the beginning and end of the encryption process, insert .PROTECT and .UNPROTECT statements around text to be encrypted in a Star-Hspice subcircuit. The encryption process produces an ASCII text file in which all text that follows .PROTECT and precedes .UNPROTECT is encrypted.

Note: The Star-Hspice .PROTECT and .UNPROTECT statements often are abbreviated to .PROT and .UNPROT, respectively. Either form may be used in Star-Hspice input files.

Library Structure

The requirements for encrypted libraries of subcircuits are the same as the requirements for regular subcircuit libraries. Subcircuit library structure requirements are described in “Subcircuit Library Structure” on page 3-55. Refer to an encrypted subcircuit by using its subcircuit name in a subcircuit element line of the Star-Hspice netlist.

The following example provides the description of an encrypted I/O buffer library subcircuit. This subcircuit is constructed of several subcircuits and model statements that you need to protect with encryption. Figure C-1 shows the organization of subcircuits and models in libraries used in this example.
Figure C-1: Encrypted Library Structure

The following input file fragment from the main circuit level selects the *Fast* library and creates two instances of the *iobuf* circuit.

```plaintext
... .Option Search='<LibraryDir>/Fast' $ Corner Spec x1 drvin drvout iobuf Clload=2pF $ Driver u1 drvout 0 recvin 0 PCBModel... $ Trace x2 recvin recvout iobuf $ Receiver ...```

The Design View and File System are shown in the diagram.
The file `<LibraryDir>/Fast/iobuf.inc` contains:

```
.Subckt iobuf Pin1 Pin2 Cload=1pF
* iobuf.inc - model 2001 improved iobuf
*.PROTECT
  cPin1 Pin1 0 1pF $ Users can’t change this!
  x1 Pin1 Pin2 ioinv $ Italics here means encrypted
 .Model pMod pmos Level=28 Vto=... $ <FastModels>
 .Model nMod nmos Level=28 Vto=... $ <FastModels>
 .UNPROTECT
  cPin2 Pin2 0 Cload $ give you some control
 .Ends
```

The file `<LibraryDir>/Fast/ioinv.inc` contains:

```
.Subckt ioinv Pin1 Pin2
 .PROTECT
  mp1 Vcc Pin1 Pin2 Vcc pMod... $ Italics=Protected
  mn1 Pin2 Pin1 Gnd Gnd nMod... $ Italics=Protected
 .UNPROTECT
 .Ends
```

After encryption, the basic layout of the subcircuits is the same. However, the text between .PROTECT and .UNPROTECT statements is unreadable, except by Star-Hspice.

The protection statements also suppress printouts of encrypted model information from Star-Hspice. Only Star-Hspice knows how to decrypt the model.
Knowing the Encryption Guidelines

In general, there are no differences between using the encrypted models and using regular models. However, you must test your subcircuits before encryption. You will not be able to see what has gone wrong after encryption because of the protection offered by Star-Hspice.

Use any legal Star-Hspice statement inside your subcircuits to be encrypted. Refer to “.SUBCKT or .MACRO Statement” on page 3-12 for further information on subcircuit construction. You must take care when structuring your libraries. If your library scheme requires that you change the name of a subcircuit, you must encrypt that circuit again.

Placement of the .PROTECT and .UNPROTECT statements allows your customers to see portions of your subcircuits. If you protect only device model statements in your subcircuits, your users can set device sizes or substitute different subcircuits for lead frames, protection circuits, and so on. This requires your users to know the circuits, but it reduces the library management overhead for everyone.

**Note:** If you are running any version of the encryptor prior to Star-Hspice Release H93A.03, there is a bug that prevents Star-Hspice from correctly decrypting a subcircuit if that subcircuit contains any semicolon (;) characters, even in comments.

In the following example, the subcircuit badsemi.dat is encrypted into badsemi.inc.

```
* Sample semicolon bug
.SubCkt BadSemi A B
.PROT
* Semicolons (;) cause problems!
r1 A B 1k
.UNPROT
.Ends
```
Knowing the Encryption Guidelines

Performing Library Encryption

Star-Hspice responds with the following message:

**reading include file=badsemi.inc
**error**: .ends card missing at readin
>error  ***difficulty in reading input

To solve this problem, remove the semicolon from *badsemi.dat* and encrypt the file again.

Prior to the 2001.2 version, Metaencrypt cannot encrypt files with lines longer than 80 characters. Metaencrypt version 2001.2 can encrypt files with lines longer than 80 characters but cannot correctly encrypt files with lines longer than 254 characters. Avant! strongly recommends that all files to be encrypted be limited to a 254-character line length and use version 2001.2 and above to encrypt any files with lines longer than 80 characters. Star-Hspice can recognize all correctly encrypted files.

You cannot gather the individually-encrypted files into a single file or include them directly in the Star-Hspice netlist. Place them in a separate directory pointed to by the .OPTION SEARCH = <dir> named <sub>.inc for correct decryption by Star-Hspice.

---

**Note:** If a data line is divided into more than one line, with + linking the lines, you cannot add .prot or .unpr among the lines. The following example fails:

```
+.prot
+.Model N1  NMOS Level= 57
+TNOM = 27 TOX = 4.5E-09 TSI = .0000001 TBOX = 8E-08
+MOBMOD = 0 CAPMOD = 2 SHMOD =0
+.unpr
+PARAMCHK=0 WINT = 0 LINT = -2E-08
```
Performing Library Encryption

Installing and Running the Encryptor

This section describes how to install and run the Encryptor.

Installing the Encryptor

If Star-Hspice is already installed on your system, place the Encryptor in the directory $installdir/bin to install it. Add the lines that allow the Encryptor to operate to your permit.hsp file in the $installdir/bin directory.

If Star-Hspice is not installed on your system, first install Star-Hspice according to the installation guide and Star-Hspice Release Notes included in your Star-Hspice package, and then follow the instructions in the previous paragraph.

**Note:** If you are running a floating license server, you must stop and restart the server to see the changes to the permit file.

Running the Encryptor

The Encryptor requires three parameters for each subcircuit encrypted: <InFileName>, <OutFileName>, and the key type specifier, Freelib. Enter the following line to encrypt a file.

```
metaencrypt -i <InFileName> -o <OutFileName> -t Freelib
```

As the Encryptor reads the input file, it looks for .PROT/.UNPROT pairs and encrypts the text between them. You can encrypt only one file at a time.
To encrypt many files in a directory, use the following shell script to encrypt the files as a group. This script produces a .inc encrypted file for each .dat file in the current directory. The procedure assumes that the unencrypted files are suffixed with .dat.

```
#!/bin/sh
for i in *.dat
  do
    Base=`basename $i .dat`
    metaencrypt -i $Base.dat -o $Base.inc -t Freelib
  done
.SUBCKT ioinv Pin1 Pin2
.PROT FREELIB $ Encryption starts here ...
X34%43*27@#^3rx*34&%^#1
^(*^!^HJHD(*@H$!:&*$
\dFE2341&*\$(@\3 $ ... and stops here (.UNPROT is encrypted!)
.ENDS
```
Understanding Metaencrypt Features

This section describes new features and enhancements to the metaencrypt functionality supported in version 2001.2 and later.

New 8-Byte Key Encryption

A new 8-byte key encryption feature based on a 56-bit DES is now available in metaencrypt with versions 2001.2 and above. You can insert data into an include file and encrypt this file using 8-byte key encryption. The encrypted data is in binary format.

Syntax

```
metaencrypt -i <infileName> -o <outfileName> -t <keyname>
```

**Note:** The keyname can be a combination of English characters and numbers and should be limited to 8 bytes.

Example

```
metaencrypt -i example.dat -o example.inc -t fGi85H9b
```

Encryption Structure

In version 2001.2 and later, .inc encryption is supported when using 8-byte key encryption. Insert the data to be encrypted into an include file and encrypt this file.

In the following example, example.dat contains data to be encrypted.

```
metaencrypt -i example.dat -o example.inc -t h78Gbvni
```

*example.sp*

```
.....
```
Consider the following rules when employing 8-byte key encryption:

- 8-byte key encryption only supports .inc encryption
- 8-byte key encryption does NOT support .lib, .load or .option search encryption in the 2001.2 version
- .prot and .unpr should NOT be included with the data while performing 8-byte key encryption
- if keyname=ddl1, ddl2, custom, freelib, then metaencrypt will use a former algorithm to perform the encryption
- if keyname is an 8-byte string (combination of characters and numbers), then metaencrypt will perform the 8-byte key encryption
- in a .sp file, you cannot encrypt the first line, because it is the title. You also cannot encrypt the last line, because it marks the end of the file.

**Supporting the .sp File Encryption**

You can encrypt a .sp file in Star-Hspice. The data between .prot and .unpr in a .sp file can be encrypted so that Star-Hspice will recognize it.

---

*Note: When performing the .sp encryption, the encrypted data should not contain .inc, .lib or .load to include another file.*

---

**Example**

*sample.sp*

```
......
.include sample1.inc

.prot
```
Performing Library Encryption

...... $ data to be encrypted
...... $ .inc .lib .load should not be contained in encrypted data
.unpr

.inc sample2.inc
......
.end

Supporting .lib File Encryption

Any important information can be placed into a .lib file and can be encrypted. You can place parallel .lib statements into one library file. Each .lib can then be encrypted separately. However, .prot and .unpr must be placed between each pair of .lib and .endl.

Note: .prot and .unpr must be placed between .lib and .endl since Hspice will first find the library name in the .lib file.

Example

*sample.sp*

......
.lib `./sample.lib' test1
.lib `./sample.lib' test2
.lib `./sample.lib' test3
......
.end

*sample.lib*
.lib test1 $ .prot , .unpr should be put between .lib and .endl
.prot
Understanding Metaencrypt Features

Performing Library Encryption

...... $ data to be encrypted
.unpr
...... $ data not to be encrypted
.end

.lib test2 $ .prot , .unpr should be put between .lib and .end
.prot
...... $ data to be encrypted
.unpr
.end

.lib test3
...... $ data
.end

Supporting .inc File Encryption

You can insert any important data into a .inc file and encrypt the file. There are no restrictions on the placement of .prot and .unpr.

Example
*sample.sp*
......
.inc sample.inc
......
.end

*sample.inc*
.prot $ no restriction on the placement of .prot
......$ data to be encrypted should not contain .inc, .lib or .load
.unpr
......
Supporting .load Encryption
You can encrypt a .ic file just like a .inc file.

Supporting 80+ Columns Encryption
Star-Hspice version 2001.2 and later can support 1-255 column encryption.

Statements Not Supported
- Embedded .lib encryption as this will cause confusion in decryption
- Embedded .inc encryption as this will cause confusion in decryption
- Data should not contain .inc, .lib or .load statements to include another .inc, .lib or .ic file

Additional Recommendations for Encryption
Using .option search for encrypting models and subcircuits is not recommended. This method was supported using the old metaencryption functionality. Subcircuits and model libraries can be encrypted directly using the .inc and .lib encryption method.

Complete Encryption Structure Example
The following complete example illustrates the encryption structure.

```
file enc.sp:

*test .inc .lib .load encryption

.include "mm.inc"
.load "xx.ic"
.lib ’kk.lib’ pch

.options post list
.tran 2ns 400ns
```
Understanding Metaencrypt Features

Performing Library Encryption

.file mm.inc:

.prot CUSTOM
-hs#yIB]*7[
+t’y=Y=O$S[t0]ajL
+C :Nx:$.=$=*X:$$pP=020#ZWP=020x\K:[1:898
y[-x:$$ttR0($)x#4:/[U$<\K:J[US<J:9 :P#ZQ
6%P2V7D6:]41/0++:I\j0#ZWP=020#ZWP/[U$=J++bZ
3[7D6:BuHpg8
/C902P73+29
mh$y#D:bX/$\KwI)U-0R#=-ib+\[
a$o) :P.##<) :P.##o)\V:\7*K-I1M$#’’-[Xz:9qpy
eMDv0%wUoxZ>mzwF*-(3_;W6x.*P\uW.]a+P0.h:n=O>1q+H(J0
o.H#/B+(;\W Me*0x<6#9[UqP/2h97%;-/B+T35Q
$q\m;’-he[uE$%H) 5a:ZxR\W9x=!*77w$2]=*P!RW%.ahT3VQ
H0[\I:

.file xx.ic:

.prot FREELIB
59yUH;$=’x.3k77*<]8AT]8
 <:7-(:9CV+7x15Xj+h’x=5Xj+(2 +4)8
 <:7_D:\[2x9Y>/.7q
59y3\#D$ *y2k=u]PIq:97jH=u1w5Xj+x6
92k<2FWO’k772<xBU677Q
59y3\#s# r21$],29b72[4’/RW72wd##$:O.U
0sW%5$; [4sv;9=Zv7[WFW[(g8#/”]=AH’T5:7Z
[$%C999A2P!8
<:X2060’$ 06($_#upe1:pX8
Performing Library Encryption

Understanding Metaencrypt Features

<5ax/toC n90;<0dw0]23G%C z9$Dh#Sw5a90
ZM*2!M[0
o729!=PAy73x(/l:6[
+ 0%2UT%8
_:=-x*$X+q
$9P2y73x(/l:L
T#;*9A27!j+(/z
$$o#(:/b0
o7ZW-9 -PxJ+y
a9[$0\;n90;<0dw0]23G%C z9$Dh#Sw5a90
Zr;6

file kk.lib:

.LIB NCH
.prot FREELIB
HO. T,# %fXz>MZWF*-(3_;w6X.*p!Uw.]A+p0.H:N=0>1Q+h(j0
o.H#-=B+($/W Me*0x<6#9[UqPH/2h97%;-/B+T35Q
$\m;'_-he[uE$%H) 5a:ZxRW9x=*/77w$2]=*P!RW%.ahT3VQ
H0[I:
.ENDL

.LIB PCH
.prot FREELIB
HO. T,# %fXz>MZWF*-(3_;w6X.*p!Uw.]A+p0.H:N=0>1Q+h(j0
o.H#-=B+($/W Me*0x<6#9[UqPH/2h97%;-/B+T35Q
$\m;'_-he[uE$%H) 5a:ZxRW9x=*/77w$2]=*P!RW%.ahT3VQ
H0[I:
.ENDL
Appendix D

Full Simulation Examples

The examples in this chapter display the basic text and post-processor output for a sample input netlist. The first example uses AvanWaves to view results and the second example uses Cosmos-Scope.

This chapter includes the following sections:

- Full Simulation Example with AvanWaves
- Full Simulation Example with Cosmos-Scope
Full Simulation Example with AvanWaves

Input Netlist and Circuit

The input netlist for the linear CMOS amplifier is shown below. The individual sections of the netlist are indicated using comment lines. Please refer to “Specifying Simulation Input and Controls” on page 3-1 for information about the individual commands.

* Example HSPICE netlist using a linear CMOS amplifier

* netlist options
.option post probe brief nomod

* defined parameters
.param analog_voltage=1.0

* global definitions
.global vdd

* source statements
Vinput in gnd SIN ( 0.0v analog_voltage 10x )
Vsupply vdd gnd DC=5.0v

* circuit statements
Rinterm in gnd 51
Cincap in infilt 0.001
Rdamp infilt clamp 100
Dlow gnd clamp diode_mod
Dhigh clamp vdd diode_mod
Xinv1 clamp invlout inverter
Rpull clamp invlout 1x
Xinv2 invlout inv2out inverter
Routterm inv2out gnd 100x

* subcircuit definitions
.subckt inverter in out
Mpmos out in vdd vdd pmos_mod l=1u w=6u
Mnmos out in gnd gnd nmos_mod l=1u w=2u
.ends
* model definitions
  .model pmos_mod pmos level=3
  .model nmos_mod nmos level=3
  .model diode_mod d

* analysis specifications
  .TRAN 10n 1u sweep analog_voltage lin 5 1.0 5.0

* output specifications
  .probe TRAN v(in) v(clamp) v(inv1out) v(inv2out) i(dlow)
  .measure TRAN falltime TRIG v(inv2out) VAL=4.5v FALL=1
  + TARG V(inv2out) VAL=0.5v FALL=1

.end

The following is the circuit diagram for the linear CMOS amplifier that is described in the circuit portion of the netlist. The two sources shown in the diagram are also in the netlist. Please note that the inverter symbols shown in the circuit diagram are constructed from two complementary MOSFET elements. Also, the diode and MOSFET models in the netlist were not given any non-default parameter values, except to specify Level 3 MOSFET models (empirical model).

Figure D-1: Circuit Diagram for Linear CMOS Inverter
**Execution and Output Files**

The following section displays the various output files from a Star-Hspice simulation of the amplifier shown in the previous section. The simulation was executed by entering:

```
hspice example.sp > example.lis
```

where the input netlist was named `example.sp` and the output listing was named `example.lis`. The following output files were created with a brief explanation of their content.

- `example.ic` initial conditions for the circuit
- `example.lis` text simulation output listing
- `example.mt0` post-processor output for MEASURE statements
- `example.pa0` subcircuit path table
- `example.st0` run-time statistics
- `example.tr0` post-processor output for transient analysis

The following subsections show the text files in their entirety for the amplifier simulation performed using Star-Hspice 1998.4 on a Sun workstation. The two post-processor output files cannot be shown because they are in binary format.

**Example.ic**

```plaintext
* "simulator" "HSPICE"
* "version" "98.4 (981215) "
* "format" "HSP"
* "rundate" "13:58:43 01/08/1999"
* "netlist" "example.sp"
* "runtitle" "* example hspice netlist using a linear cmos amplifier"
* time = 0.
* temperature = 25.0000
*** BEGIN: Saved Operating Point ***
.option
+ gmindc = 1.0000p
.nodeset
```
Full Simulation Examples

+ clamp = 2.6200
+ in = 0.
+ infilt = 2.6200
+ invout = 2.6200
+ inv2out = 2.6199
+ vdd = 5.0000

*** END: Saved Operating Point ***

Example.lis

Using: /net/sleepy/l0/group/hspice/98.4beta/sol4/hspice

****** Star-HSPICE -- 98.4 (981215) 13:58:43 01/08/1999 solaris

Copyright (C) 1985-1997 by Avant! Corporation.
Unpublished-rights reserved under US copyright laws.
This program is protected by law and is subject to the
terms and conditions of the license agreement found in:
/afs/rtp.avanticorp.com/product/hspice/current/license.txt
Use of this program is your acceptance to be bound by this
license agreement. Star-HSPICE is the trademark of
Avant! Corporation.
Input File: example.sp

lic:
lic: Using FLEXlm license file:
lic: /afs/rtp/product/distrib/bin/license/license.dat
lic: Checkout hspice; Encryption code: AC34CE559E01F6E05809
lic: License/Maintenance for hspice will expire on 14-apr-1999/1999.200
lic: 1(in_use)/10 FLOATING license(s) on SERVER hspiceserv
lic:
******
* example hspice netlist using a linear cmos amplifier

******

* netlist options
.option post probe brief nomod

* defined parameters
Opening plot unit= 15
file=./example.pa0

****** Star-HSPICE -- 98.4 (981215) 13:58:43 01/08/1999 solaris******
* example hspice netlist using a linear cmos amplifier
****** /transient analysis tnom= 25.0000 temp= 25.0000 ******

*** parameter analog_voltage = 1.000E+00 ***

node -voltage node -voltage node -voltage
Full Simulation Example with AvanWaves

+0:clamp = 2.6200 0:in = 0. 0:infilt = 2.6200
+0:inv1out = 2.6200 0:inv2out = 2.6199 0:vdd = 5.0000

Opening plot unit=15
file=./example.tr0

**warning** negative-mos conductance = 1:mmmos iter= 2
vds, vgs, vbs = 2.45 2.93 0.
gm, gds, gmbs, ids = -3.636E-05 1.744E-04 0. 1.598E-04

* example hspice netlist using a linear cmos amplifier
****** transient analysis tnom= 25.000 temp= 25.000 ******
falftime= 3.9149E-08 targ= 7.1916E-08 trig= 3.2767E-08

****** Star-HSPICE -- 98.4 (981215) 13:58:43 01/08/1999 solaris ******
* example hspice netlist using a linear cmos amplifier
****** transient analysis tnom= 25.000 temp= 25.000 ******

*** parameter analog_voltage = 2.000E+00 ***
node =voltage node =voltage node =voltage

+0:clamp = 2.6200 0:in = 0. 0:infilt = 2.6200
+0:inv1out = 2.6200 0:inv2out = 2.6199 0:vdd = 5.0000

******
* example hspice netlist using a linear cmos amplifier
****** transient analysis tnom= 25.000 temp= 25.000 ******
falftime= 1.5645E-08 targ= 5.7994E-08 trig= 4.2348E-08

****** Star-HSPICE -- 98.4 (981215) 13:58:43 01/08/1999 solaris ******
* example hspice netlist using a linear cmos amplifier
****** transient analysis tnom= 25.000 temp= 25.000 ******

*** parameter analog_voltage = 3.000E+00 ***
node =voltage node =voltage node =voltage

+0:clamp = 2.6200 0:in = 0. 0:infilt = 2.6200
+0:inv1out = 2.6200 0:inv2out = 2.6199 0:vdd = 5.0000

D-6

* example hspice netlist using a linear cmos amplifier

****** transient analysis  tnom= 25.000 temp= 25.000 ****** 
falltime= 1.1917E-08  targ= 5.6075E-08  trig= 4.4158E-08

****** Star-HSPICE -- 98.4 (981215) 13:58:43 01/08/1999 solaris ****** 
* example hspice netlist using a linear cmos amplifier

****** transient analysis  tnom= 25.000 temp= 25.000 ****** 

*** parameter analog_voltage = 4.000E+00 ***

node -voltage node -voltage node -voltage

+0:clamp = 2.6200 0:in = 0. 0:infilt = 2.6200 
+0:inv1out = 2.6200 0:inv2out = 2.6199 0:vdd = 5.0000

******

* example hspice netlist using a linear cmos amplifier

****** transient analysis  tnom= 25.000 temp= 25.000 ******
falltime= 7.5424E-09  targ= 5.3989E-08  trig= 4.6447E-08

****** Star-HSPICE -- 98.4 (981215) 13:58:43 01/08/1999 solaris ****** 
* example hspice netlist using a linear cmos amplifier

****** transient analysis  tnom= 25.000 temp= 25.000 ******

*** parameter analog_voltage = 5.000E+00 ***

node -voltage node -voltage node -voltage

+0:clamp = 2.6200 0:in = 0. 0:infilt = 2.6200 
+0:inv1out = 2.6200 0:inv2out = 2.6199 0:vdd = 5.0000

******

* example hspice netlist using a linear cmos amplifier

****** transient analysis  tnom= 25.000 temp= 25.000 ******
falltime= 6.1706E-09  targ= 5.3242E-08  trig= 4.7072E-08

meas_variable = falltime 
mean = 16.0848n  varian = 1.802e-16 
sigma = 13.4237n  avgdev = 9.2256n 
max = 39.1488n  min = 6.1706n

****** job concluded
Full Simulation Example with AvanWaves

****** Star-HSPICE -- 98.4 (981215) 13:58:43 01/08/1999 solaris ******
* example hspice netlist using a linear cmos amplifier
****** job statistics summary tnom= 25.000 temp= 25.000 ******

        total memory used   155 kbytes
# nodes =     8 # elements=    14
# diodes=     2 # bjets =     0 # jfets =     0 # mosfets =     4
 analysis         time      # points tot. iter  conv.iter
    op point    0.04         1        23
    transient  4.71       505      9322      2624 rev= 664
      readin   0.03
      errchk   0.01
      setup    0.01
      output   0.01

        total cpu time        4.84 seconds
job started at 13:58:43 01/08/1999
job ended  at 13:58:50 01/08/1999

lic: Release hspice token(s)
HSPICE job example.sp completed.
Fri Jan  8 13:58:50 EST 1999

Example.pa0
1 xinv1.
2 xinv2.

Example.st0
****** Star-HSPICE -- 98.4 (981215) 13:58:43 01/08/1999 solaris
Input File: example.sp
lic:
lic: Using FLEXlm license file:
lic: /afs/rtp/product/distrib/bin/license/license.dat
lic: Checkout hspice; Encryption code: AC34CE559E01F6E05809
lic: License/Maintenance for hspice will expire on 14-apr-1999/1999.200
lic: 1(in_use)/10 FLOATING license(s) on SERVER hspiceserv
lic:
init: begin read circuit files, cpu clock= 2.21E+00
    option probe
    option nomod
init: end read circuit files, cpu clock= 2.23E+00 memory= 145 kb
init: begin check errors, cpu clock= 2.23E+00
init: end check errors, cpu clock= 2.24E+00 memory= 144 kb
init: begin setup matrix, pivot= 10 cpu clock= 2.24E+00
establish matrix -- done, cpu clock= 2.24E+00 memory= 146 kb
re-order matrix -- done, cpu clock= 2.24E+00 memory= 146 kb
init: end setup matrix, cpu clock= 2.25E+00 memory= 154 kb
sweep: parameter parameter1 begin, #sweeps= 5
parameter: analog_voltage = 1.00E+00
dcop: begin dcop, cpu clock= 2.25E+00
dcop: end dcop, cpu clock= 2.27E+00 memory= 154 kb tot_iter= 11
output: ./example.mt0
sweep: tran tran1 begin, stop_t= 1.00E-06 #sweeps= 101 cpu clock= 2.28E+00
tran: time= 1.03750E-07 tot_iter= 78 conv_iter= 24
tran: time= 2.03750E-07 tot_iter= 179 conv_iter= 53
tran: time= 3.03750E-07 tot_iter= 280 conv_iter= 82
tran: time= 4.03750E-07 tot_iter= 381 conv_iter= 111
tran: time= 5.03750E-07 tot_iter= 482 conv_iter= 140
tran: time= 6.03750E-07 tot_iter= 583 conv_iter= 169
tran: time= 7.03750E-07 tot_iter= 684 conv_iter= 198
tran: time= 8.03750E-07 tot_iter= 785 conv_iter= 227
tran: time= 9.03750E-07 tot_iter= 886 conv_iter= 256
tran: time= 1.00000E-06 tot_iter= 987 conv_iter= 285
sweep: tran tran1 end, cpu clock= 2.82E+00 memory= 155 kb
parameter: analog_voltage = 2.00E+00
dcop: begin dcop, cpu clock= 2.83E+00
dcop: end dcop, cpu clock= 2.83E+00 memory= 155 kb tot_iter= 14
output: ./example.mt0
sweep: tran tran2 begin, stop_t= 1.00E-06 #sweeps= 101 cpu clock= 2.83E+00
tran: time= 1.01016E-07 tot_iter= 186 conv_iter= 54
tran: time= 2.02642E-07 tot_iter= 340 conv_iter= 100
tran: time= 3.01763E-07 tot_iter= 539 conv_iter= 156
tran: time= 4.02192E-07 tot_iter= 729 conv_iter= 211
tran: time= 5.01997E-07 tot_iter= 917 conv_iter= 265
tran: time= 6.01801E-07 tot_iter= 1088 conv_iter= 314
tran: time= 7.01801E-07 tot_iter= 1221 conv_iter= 351
tran: time= 8.01801E-07 tot_iter= 1362 conv_iter= 392
tran: time= 9.02387E-07 tot_iter= 1515 conv_iter= 435
sweep: tran tran2 end, cpu clock= 3.71E+00 memory= 155 kb
parameter: analog_voltage = 3.00E+00
dcop: begin dcop, cpu clock= 3.71E+00
dcop: end dcop, cpu clock= 3.71E+00 memory= 155 kb tot_iter= 17
output: ./example.mt0
sweep: tran tran3 begin, stop_t= 1.00E-06 #sweeps= 101 cpu clock= 3.72E+00
tran: time= 1.00313E-07 tot_iter= 143 conv_iter= 42
tran: time= 2.01211E-07 tot_iter= 340 conv_iter= 100
tran: time= 3.01801E-07 tot_iter= 539 conv_iter= 156
tran: time= 4.02192E-07 tot_iter= 729 conv_iter= 211
tran: time= 5.01997E-07 tot_iter= 917 conv_iter= 265
tran: time= 6.01801E-07 tot_iter= 1088 conv_iter= 314
tran: time= 7.01801E-07 tot_iter= 1221 conv_iter= 351
tran: time= 8.01801E-07 tot_iter= 1362 conv_iter= 392
tran: time= 9.02387E-07 tot_iter= 1515 conv_iter= 435
Full Simulation Example with AvanWaves

The following plots show the six different post-processor outputs from the simulation of the example netlist, as seen in AvanWaves, the graphical waveform viewer available from Avant! These plots are postscript output from the actual data.

Simulation Graphical Output in AvanWaves

The following plots show the six different post-processor outputs from the simulation of the example netlist, as seen in AvanWaves, the graphical waveform viewer available from Avant! These plots are postscript output from the actual data.
Figure D-2: Plot of Voltage on Node *in*

---

Figure D-3: Plot of Voltage on Node *clamp* vs. Time
Figure D-4: Plot of Voltage on Node \textit{inv1out} vs. Time

Figure D-5: Plot of Voltage on Node \textit{inv2out} vs. Time
Figure D-6: Plot of Current through Diode $d_{low}$ vs. Time

Figure D-7: Plot of User-defined Measured Variable $falltime$ vs. Amplifier Input Voltage
Full Simulation Example with Cosmos-Scope

This example demonstrates the basic steps to perform simulation output and view the waveform results using Avant!’s Cosmos-Scope Waveform Viewer.

Input Netlist and Circuit

The input netlist for a BJT diff amplifier is given under Syntax. The individual sections of the netlists are indicated using comment lines. Please refer to “Specifying Simulation Input and Controls” on page 3-1 for information about the individual commands.

Syntax

*file: bjtdiff.sp bjt diff amp with every analysis type
**
*# ANALYSIS:  ac dc tran tf noise new four sens pz disto temp
*# OPTIONS:  list node ingold=2 measdgt=5 numdgt=8 probe post
*# TEMPERATURE: 25
*
* netlist options
.OPTIONS list node ingold=2 measdgt=6 numdgt=8 probe post
* defined parameters
.PARAM rb1x=aunif(20k,1k,30k) rb2x=aunif(20k,1k,30k)

* analysis specifications
.TF v(5) vin
.DC vin -0.20 0.20 0.01 sweep monte=3
.AC dec 10 100k 10meghz
.NOISE v(4) vin 20
.NET v(5) vin rout=10k
.PZ v(5) vin
.DISTRO rcl 20 .9 1m 1.0
.SENS v(4)
.TRAN 5ns 200ns
.FOUR 5meg v(5) v(15)
.TEMP -55 150

* output specifications
.MEAS qa_propdly trig v(1) val=0.09 rise=1
+ targ v(5) val=6.8 rise=1
.MEAS qa_magnitude max v(5)
.MEAS qa_rmspower rms power
.MEAS qa_avgv5 avg v(5)
.MEAS ac qa_bandwidth trig at=100k targ vdb(5) val=36 fall=1
.MEAS ac qa_phase find vp(5) when vm(5)=52.12
.MEAS ac qa_freq when vm(5)=52.12
.PROBE dc v(4) v(5) v(14) v(15)
.PROBE ac vm(5) vp(5) vm(15) vp(15)
.PROBE ac vt(5) vt(15)
.PROBE noise onoise(m) inoise(m)
.PROBE ac z11(m) z12(m) z22(m) zin(m)
.PROBE disto hd2 hd3 dim2 dim3
.PROBE tran v(4) v(5) v(14) v(15)
.PROBE tran p(vcc) p(vee) p(vin) power

* source statements
VIN 1 0 sin(0 0.1 5meg) ac 1
VCC 8 0 12
VEE 9 0 -12

* circuit statements
q1 4 2 6 qnl
q11 14 12 16 qpl
q2 5 3 6 qnl
q21 15 13 16 qpl
rs1 1 2 1k
rs11 1 12 1k
rs2 3 0 1k
rs12 13 0 1k
rc1 4 8 10k
rc11 14 9 10k
rc2 5 8 10k
rc12 15 9 10k
q3 6 7 9 qnl
q13 16 17 8 qpl
q4 7 7 9 qnl
q14 17 17 8 qpl
rb1 7 8 rb1x
rb2 17 9 rb2x
Try using the previous example (linear CMOS amp) to draw a circuit diagram for this BJT diff amplifier. Also, specify parameter values.

### Execution and Output Files

This section displays the various output files from a Star-Hspice simulation of the BJT diff amplifier example. The simulation was executed by entering:

```
hspice bjtdiff.sp > bjtdiff.lis
```

where the input file is bjtdiff.sp and the output file is bjtdiff.lis. This is a list of the output files that were created, with a brief explanation of their content.

- bjtdiff.ic: Initial conditions for the circuit
- bjtdiff.lis: Text simulation output listing
- bjtdiff.mt0: Post-processor output for MEASURE statements
- bjtdiff.st0: Run-time statistics
- bjtdiff.tr0: Post-processor output for transient analysis
- bjtdiff.sw0: Post-processor output for DC analysis
- bjtdiff.ac0: Post-processor output for AC analysis
- bjtdiff.ma0: Post-processor output for AC analysis measurements

### Using Cosmos-Scope to View Star-Hspice Results

The following steps show how to use the Avant! Cosmos-Scope Waveform Viewer to view the AC, DC, and transient analysis results from the BJT diff amplifier simulation. Refer to previous examples to see a sample of .lis, .ic, and .st0 files.
Viewing Star-Hspice Transient Analysis Waveforms

1. Invoke Cosmos-Scope.

   Scope can be invoked from a UNIX command: `cscope`. On a
   Windows-NT system, Scope can be opened by choosing the
   Programs > (user_install_location) > Cosmos-Scope.

2. Open the Open Plotfiles dialog box: File > Open > Plotfiles.

3. In the Open Plotfiles dialog box, in the Files of Type fields, select the
   Hspice Transient (*.tr*) item.

4. You will see bjtdiff.tr0 in the menu. Click on it and click Open. The Signal
   Manager and bjtdiff Plot File windows are displayed.

5. While holding down the Ctrl key, select the v(4), v(5), and
   ITPOWERD(power) signals.

6. Click on Plot from the bjtdiff Plot File window. You will see three cascaded
   plots. To see three signals in one plot, right-click on the name of top-most
   signal to get a Signal Menu.

7. From the Signal Menu, select Stack Region > Analog 0.

8. Repeat Step 6 for next top-most signal.

9. You will see a plot similar to one below, Figure D-8.
Viewing Star-Hspice AC Analysis Waveforms

1. Close the transient waveforms. From the Signal Manager dialog box, select bjtdiff(1) and click on Close Plotfiles. This closes all transient plots.

2. In the Signal Manager, click on Open Plotfiles.

3. In the Open Plotfiles dialog box, in the Files of Type fields, select the Hspice AC (*.ac*) item.

4. You will see bjtdiff.ac0 in the menu. Click on it and click Open. The bjtdiff Plot File windows are displayed.

5. While holding down the Ctrl key, select the dim2(mag) and dim3(mag) signals.
6. Click on Plot from the bjtdiff Plot File window. You will see two cascaded plots. To see two signals in one plot, right-click on signal dim2(mag) to get a Signal Menu.

7. From the Signal Menu, select Stack Region > Analog 0. You will see a plot similar to the one below, Figure D-9.

Figure D-9: AC Analysis Result: Plot of dim2(mag) and dim3(mag) from bjtdiff.ac0

Viewing Star-Hspice DC Analysis Waveforms

1. Close the AC waveforms. From the Signal Manager dialog box, select bjtdiff(1) and click on Close Plotfiles. This closes all AC plots.

2. In the Signal Manager, click on Open Plotfiles.

3. In the Open Plotfiles dialog box, in the Files of Type fields, select the Hspice DC (*.sw*) item.
4. You will see bjtdiff.sw0 in the menu. Click on it and click **Open**. The bjtdiff Plot File windows are displayed.

5. While holding down the Ctrl key, select all signals.

6. Click on **Plot** from the bjtdiff Plot File window. You will see four cascaded plots. To see four signals in one plot, right-click on the name of the top-most signal to get a **Signal Menu**.

7. From the **Signal Menu**, select **Stack Region > Analog 0**.

8. Repeat Steps 6 and 7 for next two top-most signals. You will see a plot similar to one below, **Figure D-10**.

**Figure D-10: DC Analysis Result: Plot of v(14), v(15), v(4), and v(5) from bjtdiff.sw0**

The **Cosmos-Scope User’s and Reference Manual** includes a full tutorial, information on the various Scope tools, and reference information on the
Measure tool. For more information, please see the Scope Manual or visit the Avant! website at:

http://www.avanticorp.com
Symbols

!GND node 3-17
$ comment delimiter 3-9
$installdir installation directory 3-53
* comment delimiter 3-9
.a2d file 3-58, 3-60, 5-50
.AC statement 13-5, 13-39
   external data 3-22
   keywords 12-5
   parameters 12-5
   uses 12-4
.ac# file 3-58, 3-60
.ALTER
   blocks 3-41–3-42
   statement 3-40
   failure 8-18
   limit 8-18
   multiple .ALTER‘x 3-42
   PCI modeling 16-44
   with .DEL LIB 3-44
.d2a file 5-50
.DATA statement 3-21, 15-9
   data-driven analysis 3-21
   datanames 3-22
   external file 3-25, 3-27
   for sweep data 3-22
   inline data 3-23
   inner sweep example 3-24
   outer sweep 3-25
   outer sweep example 3-25
.DC statement 10-14, 13-5, 13-39
   external data with .DATA 3-22
   .DCVOLT statement 10-9
   .DEL LIB statement 3-6
      in .ALTER blocks 3-41
      with .ALTER 3-44
      with .LIB 3-44
      with multiple .ALTER statements 3-42
.DISTO statement 12-9, 12-10
.END statement
   for multiple HSPICE runs 3-48
   in libraries 3-34
   location 3-48
   missing 3-2
   with .ALTER 3-42
.ENDL statement 3-32, 3-33
.ENDS statement 3-14
.EOM statement 3-14
.FFT statement 19-1, 19-7
.FOURIER statement 11-39
.ft# file 3-58, 3-60, 19-11
.GLOBAL statement 3-19
.gr# file 3-58, 3-60
   maximum version number 8-11
.GRAPH statement 8-2, 22-7
   simulation results 8-11, 8-19
.ic file 3-58, 10-4
.IC statement 10-3, 10-4, 10-9, 18-3
   balancing input nodes 17-66
   from .SAVE 10-12
.inc file encryption C-12
.INCLUDE statement 3-6, 3-29, 3-54, 3-55
   and .ALTER blocks 3-42
.LIB
    call statement 3-32
    definition statement 3-33
    building libraries 3-33
    statement 3-6, 3-55
    in .ALTER blocks 3-32, 3-41
    nesting 3-33
    with .DEL LIB 3-44
    with multiple .ALTER statements 3-42
.lib file encryption C-11
.lis file 3-58, 3-59
 LOAD statement 10-11
.ma# file 3-58, 3-60
.MACRO statement 3-12
.MEASURE statement 8-2, 8-4, 8-38, 9-8, 9-13
    failure message 8-37
    parameters 7-7
    PCI modeling 16-41
    performance 8-3
    TDR files 16-9
.MODEL
    syntax 6-4
    .MODEL statement 3-30, 13-5
        BISECTION syntax 21-7
        for .GRAPH 8-12
        HSPICE version parameter 3-31
        model name 3-30
        op-amp 17-66
        OPT method 21-7
        optimization syntax 13-40
        PASSFAIL syntax 21-7
    .ms# file 3-58, 3-59
    .mt# file 3-58, 3-59
    .NET statement 12-14
    .NODESET statement 9-31, 10-3, 10-23, 18-3
        balancing input nodes 17-66
        DC operating point initialization 10-10
        from .SAVE 10-12
    .NOISE statement 12-11
    .OP statement 10-5, 10-6, 11-3
    .OP statement parameters 10-6
    .OPTION 10-29, 10-31
        ACCT, summary of job statistics 8-16
        ALT999 or ALT9999, for output file name extension 8-14
        AUTOSTOP 17-74
        CO, for printout width 8-14
        DCSTEP 10-47
        DI 9-23, 9-41, 10-39, 11-17, 12-8
        INGOLD, for printout numerical format 8-15
        keyword application table 9-3
        POST, for high resolution graphics 8-15
        statement 9-2, 10-31
        .ALTER blocks 3-42
        .OPTIONS SEARCH statement 3-36
        .pa# file 3-58, 3-60
        .PARAM statement 3-15–3-20, 3-37, 8-38, 13-2
        in .ALTER blocks 3-41
        optimization 13-39
        .PLOT statement 8-2
        in .ALTER block 3-40
        simulation results 8-8, 8-19
        .PRINT statement 8-2
        in .ALTER 3-40
        simulation results 8-5, 8-19
        .PROBE statement 8-2
        simulation results 8-10, 8-19
        .PROTECT statement 3-40, C-2
        .PZ statement 10-19, 18-3, 20-2
        .SAMPLE statement 12-13
        .SAVE statement 10-11
        .SAVE statement parameter 10-13
        .SENS statement 10-19
        .sp file encryption C-10
        .st# file 3-58, 3-60
        .SUBCKT statement 3-12, 8-38
        search order 17-65
        .sw# file 3-58, 3-59
        .TEMP statement 3-20–3-21, 13-5, 13-6–13-7
        .TF statement 10-19, 17-46
        .TITLE statement 3-9
        .tr# file 3-58, 3-59
        .TRAN statement 13-5, 13-39
        .UNPROTECT statement 3-40, C-2
        .WIDTH statement
            print control options 8-14

A

A2D
  function 5-50, 17-4
  model parameter 5-50
  output model parameters 5-54
  See also mixed mode
ABS element parameter 17-12, 17-18, 17-23, 17-28
abs(x) function 7-9
ABSH option 9-22, 9-40, 10-36, 11-16, 12-7
ABSI option 9-22, 10-35, 10-37
  KCLTEST setting 9-23, 10-26
ABSMOS option 9-22, 10-35, 10-37
  KCLTEST setting 9-23, 10-26
absolute
  power function 7-9
  value function 7-9
  value parameter 17-12, 17-18, 17-23, 17-28
ABSTOL option 9-23, 10-22
ABSV option 9-40, 10-35, 11-16
ABSVAR option 9-46, 9-48, 11-16, 11-19, 11-28
ABSVDC option 9-23, 10-38
AC
  analysis 8-4
    circuit and pole/zero models 20-48
    distortion 12-9
    noise 12-11
    RC network 2-2
    control options 12-7
    magnitude calculation 9-5, 9-41, 12-7
    network analysis 12-14
    optimization 12-4
    output
      calculation method 9-5, 9-41, 12-7
      variables analysis 8-29
    phase calculation 9-5, 9-41, 12-7
    resistance 12-3
    parameter 17-74
    small signal analysis 9-40
      flow 12-2
    sources 5-5
  accessing customer support vi
ACCT option 8-16, 9-5

ACCURACY
  element parameter 20-10
  accuracy
    control options 10-36
    simulation time 10-35
    tolerance 10-34
  ACCURATE option 9-40, 11-17, 11-28
ACM
  model parameter 11-28
  acos(x) function 7-9
  ACOUT option 8-30–8-32, 9-5, 9-41, 12-7
adder
  circuit 22-3
  demo 22-3
  NAND gate binary 22-4
  subcircuit 22-3
admittance
  AC input 8-34
  AC output 8-34
  Y parameters 8-29
AF model parameter 12-13
AGAUSS keyword 13-16
ALFA, FFT parameter 19-8
algebraic
  equations, example 15-11
  expressions 7-8
  models 11-28
algorithms
  Damped Pseudo Transient algorithm 10-48
  DVDT 9-46, 9-51, 11-14, 11-16, 11-34, 11-35
  GEAR 9-51, 11-14, 11-30
  integration 11-30
  iteration count 11-34
  Levenberg-Marquardt 13-53
  local
    truncation error 9-43, 9-51, 11-14, 11-20,
      11-34, 11-35
    timestep 9-42, 11-19
  Muller 18-3
  pivoting 9-26, 9-28, 10-27
  timestep control 9-46, 11-13, 11-33, 11-34, 11-36
  transient analysis timestep 9-51, 11-14
  TRAP 9-51, 11-14
trapezoidal integration 9-52, 11-15, 11-30
ALL keyword 10-6, 10-13
AM
  behavioral 17-62
  modulation frequency 19-13
  source function 5-22, 5-22
AMP model parameter 17-66
amplifiers, pole/zero analysis 18-12, 18-14
analog
  behavioral
    elements 17-53
    modeling 17-4
  circuit simulation of a digital system 16-4
Analog Artist interface 9-12
output data format 9-14
See also Artist
Analysis
FAQ A-2
analysis
  .MEASURE statement 8-4
  AC 8-4
  accuracy 10-34–10-35
  circuit model 20-48
  data driven 13-2, 13-3, 15-9
  DC 8-4
  distortion 12-9
  element template 8-4
  FFT 11-45
    example
      AM modulation 19-13
      modulator/demodulator 19-16
      test circuit 19-24
      windows 19-3
  Fourier 11-38
  initialization 10-3
  inverter 2-7
  Monte Carlo 13-3, 13-14, 13-14–13-34
  network 12-14
  optimization 13-39
  parametric 8-4
  pole/zero 10-21, 18-1
    example
      active low-pass filter 18-15
      CMOS differential amplifier 18-12
      high-pass Butterworth filter 18-10
      Kerwin’s circuit 18-8
      low-pass filter 18-5
      simple amplifier 18-14
      model 20-48
      overview 18-2
      using Muller method 18-3
      pulse width 21-16
      RC network
        AC 2-2
        transient 2-5
        setup time 21-10
        spectrum 19-1
        statistical 13-8–13-34
        Taguchi 13-2
        temperature 13-2, 13-5
        timing 21-1
        transfer function (.TF) 17-46
        transient 8-4, 11-3
        worst case 13-2, 13-8–13-34
        yield 13-2
        arccos(x) function 7-9
        arcsin(x) function 7-9
        arctan(x) function 7-9
        arithmetic operators 7-9
        ARTIST option 9-12, 9-14
        ASCII output data 9-12, 9-13, 9-14
        ASIC
          device libraries 3-54
          vendor libraries 3-54
        asin(x) function 7-9
        ASPEC
          compatibility 9-15
          option 9-15
        asterisk comment delimiter 3-9
        asymptotic waveform evaluation 20-2
        transfer function 20-36
        AT keyword 8-42
        atan(x) function 7-9
        ATEM characterization system 3-53
        AUNIF keyword 13-16
        AURORA user’s group vi
        autoconvergence 10-42
        algorithm 9-33, 10-39
        disabling 9-33, 10-39
AUTOSTOP option 9-44, 11-21, 11-26, 15-9, 17-74
AV model parameter 17-67
AV1K model parameter 17-67
AvanLink
    Cadence products B-2
    DA
        design flow B-10
        environment B-9
        Nettlister B-12
        schematic B-10
        simulation B-12
    design flow B-4
    environment B-3
    library operations B-5
    Mentor Graphics products B-8
    netlist B-6
    schematic B-5
    simulation B-7
Avant! web site vi
AvanWaves waveform display B-7, B-12
AVD model parameter 17-67
average deviation 13-3
average value, measuring 8-46
AVG keyword 8-47
AWE See asymptotic waveform evaluation

B
B# node name in CSOS 3-19
backslash continuation character 3-3, 7-8
double 7-8
    in input files 3-3
BADCHR option 3-3, 9-17
BART FFT analysis keyword 19-8
Bartlett FFT analysis window 19-4, 19-5, 19-26
behavioral
    741 op-amp 17-76
    amplitude modulator 17-62
    AND and NAND gates 17-31
    BJTs
        modeling 17-92
        phase detector model 17-97
    CMOS inverter 17-46
    comparator 17-79
    components 17-40
    current source 5-34, 17-16
    data sampler 17-63
    differentiator 17-55
    D-Latch 17-32
    double-edge triggered flip-flop 17-36
    elements
        analog 17-53
        using 17-3
    flip-flop 17-36
    gates 17-31
    integrator 17-53
    LC oscillator 17-83
    look-up tables 17-40
    n-channel MOSFETs 17-34, 17-42
    p-channel MOSFETs 17-34
    phase detector model 17-88
    phased locked loop 17-88
    ring oscillator 17-50
    silicon controlled rectifier 17-59
    transformer 17-57
    triode vacuum tube 17-60
    tunnel diode 17-58
    VCO model 17-81
    voltage source 5-29, 17-11
    VVCAP model 17-84
BETA keyword 12-14
Biaschk 11-9
binary
    output data 9-14
    search 21-6–21-12
Bipolar Junction Transistors. See BJTs
bisection
    data, printing 9-9
    error tolerance 21-8
    function 21-1
    syntax 21-7
    methodology 21-5
    overview 21-2
    pass-fail method 21-5
    requirements 21-6
    violation analysis 21-4
BISECTION model parameter 21-7
BJTs
  current
  flow 8-24
  element template listings 8-60
  elements, names 4-15
  EXPLI 9-21
  power dissipation 8-26
  S-parameters, optimization 13-60
BKPSIZ option 9-44, 11-21
BLACK FFT analysis keyword 19-8
Blackman FFT analysis window 19-4, 19-27
Blackman-Harris FFT analysis window 19-4, 19-28
bond wire example 22-12
branch current
  error 9-22, 9-23, 10-22, 10-37
  output 8-22
breakpoint table
  reducing size 11-37
  size 9-44, 11-21
BRIEF
  keyword 10-6
  option 9-2, 9-6, 9-7, 9-8, 9-9, 9-10
Broyden update data, printing 9-9
BSIM model
  LEVEL 13 3-31
BSIM2 LEVEL 39 model 3-31
buffer 4-27
bus notation 5-68
Butterworth filter pole/zero analysis 18-10
BW model parameter 17-69
BYPASS option 9-44, 11-12
BYTOL option 9-44, 11-17

C
C2 model parameter 17-68
Cadence
  Analog Artist
    See Artist, Analog Artist
    with AvanLink B-2
  Composer, with AvanLink B-2
  Opus 9-12
  WSF format 9-12
  capacitance
    charge tolerance, setting 9-41, 11-17
    CSHUNT node-to-ground 9-41, 11-13
    element parameter 4-5
    manufacturing variations 13-24
    pins 15-6
    scale factor, setting 9-37, 10-31
    table of values 9-30, 10-22
    voltage variable 17-84
  capacitance-voltage plots, generating 9-30, 10-23
  capacitor
    conductance requirement 10-47
    current flow 8-23
    element 4-4
      template listings 8-56
    models 3-30
    name 4-5
    switched 20-49
    voltage controlled 5-35, 5-40
  CAPOP model parameter 11-28
  CAPTAB option 9-30, 10-22
CCC
  element parameter 17-28
  syntax 5-46
CCVS 5-42
  element parameter 17-23
  syntax 5-42
  cell characterization 13-2, 15-9
  CENDIF optimization parameter 13-41
  characterization of models 10-14
  charge tolerance, setting 9-41, 11-17
  CHGTOL option 9-41, 11-17, 11-35
  circuits
    adder 22-3
    inverter, MOS 2-7
    model 20-44
      AC analysis 20-48
      transient responses 20-47
    nonconvergent 10-51
    RC
      line 20-34
      network 2-2
      reusable 3-49
simulating
  with Signetics drivers 16-18
  with Xilinx FPGAs 16-22
subcircuit numbers 3-18
temperature 13-5, 13-6
test, FFT analysis 19-24
See also subcircuits
CLOAD model parameter 5-54
clock
  skew 16-6
CLOSE optimization parameter 13-41
CMI
  function calling protocol 14-37
  models, simulations 14-4
  supported platforms 14-5
  testing 14-12
  variables 14-19
CMI_AssignInstanceParm 14-24
CMI_AssignModelParm 14-23
CMI_Conclude 14-36
CMI_DiodeEval 14-28
CMI_Evaluate 14-27
CMI_FreeInstance 14-33
CMI_FreeModel 14-33
CMI_Noise 14-30
CMI_PrintModel 14-32
CMI_ResetInstance 14-23
CMI_ResetModel 14-21
CMI_SetupInstance 14-26
CMI_SetupModel 14-25
CMI_Start 14-36
CMI_WriteError 14-34
CMOS
  differential amplifier, pole/zero analysis 18-12
  output driver demo 22-12
  tristate buffer, optimization 13-55
CMRR
  model parameter 17-68
  specification 17-5
CO option 8-14, 9-6
coefficients
  Laplace 20-24
  transfer function 20-22
column laminated data 3-28
commands
  Hspice 3-61–3-65
    arguments 3-62
    examples 3-65
    options 3-63
    limit descriptors 8-18
    output 8-2
comment line (digital vector files) 5-62
comments 3-9
common
  emitter gain 22-20
  model interface (CMI) 14-1
Common Simulation Data Format 9-12, 9-13
COMP model parameter 17-66, 17-68
comparators
  behavioral models 17-65
  model 17-79
complex poles and zeros 20-31
compression of input files 3-2
computer platforms for HSpice 1-6
concatenated data files 3-26
conductance
  current source, initialization 9-35, 10-40
  for capacitors 10-47
  minimum, setting 9-41, 11-22
  models 9-33, 10-24
MOSFETs
  nodes 9-35, 10-40
  negative, logging 9-17
  node-to-ground 9-36, 9-41, 10-25, 11-13
  pn junction 10-54
  scale, setting 9-37, 10-31
  sweeping 9-35, 10-24
configuration file 3-57
continuation character, parameter strings 7-8
continuation of line (digital vector file) 5-62
control characters in input 3-3
control options
  accuracy 9-22, 10-36
  AC 9-40, 9-40–9-43
  defaults 11-36
  algorithm 9-50–9-53
  algorithm selection 10-22
analysis 9-15–9-17
convergence 9-31–9-37, 10-36
DC 10-22
DC convergence 10-22
DC operating point analysis 10-22
defaults 9-2
error 9-17
FAQ A-28
initialization 10-22
input and output 9-5–9-11, 9-30, 9-54
interface options 9-12–9-14
keyword table 9-3
limit 11-21
matrix-related 9-25–9-29
method 11-12
pole/zero 9-37–9-39, 18-4
analysis 10-31–10-33
printing 8-14
values of 9-10
setting 9-2
speed 9-44–9-45
table 9-5	

timestep 9-46–9-49
tolerance 11-16
transient analysis
limit 11-21–11-24
method 11-12–11-15
tolerance 11-16–11-21
version 9-17
controlled sources 5-24, 17-4, 17-6
element statement 5-24, 17-7
conventions
bias polarity 14-44
source-drain reversal conventions 14-45
CONVERGE option 9-31, 9-34, 10-38, 10-42, 10-48

convergence
control options 10-36
ensuring 10-23
for optimization 13-43
increasing iterations 10-23
problems 10-49
.NODESET statement 10-10
analyzing 10-49
autoconverge process 10-42
causes 10-51
by BYPASS 9-44, 11-12
changing integration algorithm 9-52, 11-15
CONVERGE option 10-48
solutions 9-31, 9-34, 10-38
DCON setting 9-32, 10-39, 10-44
decreasing the timestep 9-46, 11-22
diagnosing 10-49–10-54
diagnostic tables 10-49
floating point overflow 10-48
GMINDC ramping 10-44
internal timestep too small 9-51, 11-14
nonconvergent node listing 9-33, 10-39
op-amp models 17-66
operating point Debug mode 10-7
pole/zero analysis 18-3
reducing 10-45
setting DCON 9-33, 10-39
steady state 9-35, 10-24
cos(x) function 7-9
cosh(x) function 7-9
coupled line noise simulation example 16-27
CPTIME option 9-12
CPU time
limiting 9-12
reducing 9-9
setting maximum 9-12
critical frequency 20-5
CROSS keyword 8-41
CSCAL option 9-37, 10-31, 18-4
CSDF option 9-12, 9-13
CSHDC option 9-31, 10-23
CSHUNT option 9-41, 11-13
CUR element parameter 17-18
current
ABSMOS floor value for convergence 9-24, 10-41
branch 8-23
current error 9-22, 10-22, 10-37
controlled
current sources 5-46, 17-6, 17-7, 17-27
element template listings 8-58
elements 17-6
sources 5-24
voltage sources 5-42, 17-6, 17-23
   element template listings 8-58
   in HSPICE elements 8-23–??
operating point table 10-6
output 8-21
   element branches 8-22
sources 5-34
CURRENT keyword 10-6
customer support vi
CUT optimization parameter 13-42
C-V plots 22-7
generating 9-30, 10-23
CVTOL option 9-20

D
D2A
   function 5-50, 17-4
   input model parameters 5-51
   model parameter 5-50
   See also mixed mode
Damped Pseudo Transient algorithm 10-48
data
   driven
      analysis 13-2, 13-3, 15-9
      PWL source function
      PV parameter 5-19
      TIME parameter 5-19
   encryption C-1
   files, disabling printout 9-6, 9-9
   flow, overview 1-9
   sampler, behavioral 17-63
   sheet parameters 15-1, 15-2
DATA keyword 3-21, 10-15, 11-5, 12-5
   .DATA statement
      sweep 3-25
data names 3-22
db(x) function 7-10
DC
   analysis 8-4, 10-19–10-21
      capacitor conductances 10-47
      decade variation 10-16
      initialization 9-32, 10-22, 10-23
   iteration limit 9-25, 10-25
   linear variation 10-16
   list of points 10-16
   octave variation 10-16
   sensitivity 10-19
   transfer function 10-20
   convergence control options 10-22
   errors, reducing 10-45
   operating point
      analysis 10-6
      bypassing 11-3
      initial conditions file 3-57
      See also operating point
   optimization 10-15
   sensitivity analysis 10-19
   small-signal analysis 10-20
   sources 5-5
   sweep 10-14
   transfer function 10-20
DCCAP
   option 9-30, 10-23, 22-7
DCFOR option 9-31, 10-23
DCHOLD option 9-32, 10-23
DCON option 9-32, 10-39, 10-42
DCSTEP option 9-33, 10-24, 10-47
DCTRAN option 9-34, 10-39
DDL 3-53, 17-5
   DDLPATH variable 3-54
   models 22-20
DDLPATH environment variable 3-54, 22-20
DEBUG keyword 10-7
DEC keyword 10-16, 11-6, 12-6
decibel function 7-10
decoupling methods 16-6
DEF model parameter 17-68
DEFAD option 9-20
DEFAS option 9-20
DEFAULT_INCLUDE variable 3-57
DEFL option 9-20
DEFNRD option 9-20
DEFNRS option 9-20
DEFPD option 9-20
DEFPS option 9-20
DEFW option 7-18, 9-20
DELAY
  element parameter 17-12, 17-18, 17-24, 17-28
delays
  causes 16-3
  derating curve 15-4
element example 5-40
  Elmore 20-34
group 8-33, 9-56, 12-8
  measuring 8-39
  plotting 15-5
problems and solutions 16-3
  simulation example 15-2, 15-9
time (TD) 8-33
types 16-6
DELF element parameter 20-6, 20-10
  ideal delay elements 11-27
  oscillator circuits 11-27
DELPHS 17-69
DELTA
  element parameter 17-10, 17-12, 17-18, 17-24,
  17-28, 17-58, 20-10
  internal timestep 9-46, 11-21
  See also timestep
DELVT0 model parameter 13-9
demo files
  .ALTER statement 22-26
  2n2222 BJTs transistor characterization 22-32
  2n3330 JFETs transistor characterization 22-32
  A/D flash converter 22-30
  A2D 22-29, 22-30
  AC
  acl gate 22-27
  adders
  72-transistor two-bit 22-28
  BJT NAND gate two-bit 22-27
  BJT two-bit 22-26
  D2A 22-29
  MOS two-bit 22-27
  NAND gate four-bit binary 22-26
  air core transformer 22-35
  algebraic
  output variables 22-26
  parameters 22-26
  transmission lines 22-39
  AM source 22-38
  amplifier 22-29
  amplitude modulator 22-27
  analog 22-28
  AND gate 22-27
  automatic model selection program 22-36
  behavioral applications 22-27–22-28
  behavioral models 22-28
  diode 22-27
  D-latch 22-27
  filter 22-26
  NAND gate 22-27
  ring oscillator 22-28
  triode 22-28
  voltage to frequency converter 22-26
  benchmarks 22-28
  bisection
  pass-fail 22-28
  search 22-28, 22-29
  BJTs
  analog circuit 22-28
  beta plot 22-29
  differential amplifier 22-26, 22-29
  diodes 22-29
  ft plot 22-29
  gm, gpi plots 22-29
  photocurrent 22-38
  Schmidt trigger 22-26
  sense amplifier 22-26
  BSIM3 model, LEVEL=47 22-35
  capacitances, MOS models
  LEVEL=13 22-35
  LEVEL=2 22-35
  LEVEL=6 22-36
  cell characterization 22-26, 22-27, 22-29
  charge conservation, MOS models
  LEVEL=3 22-36
  LEVEL=6 22-36
  circuit optimization 22-29–22-30
  CMOS
  differential amplifier 22-26
  I/O driver ground bounce 22-26, 22-38
input buffer 22-29
inverter macro 22-28
output buffer 22-29
cox transmission line 22-39
crystal oscillator 22-26
current controlled
current source 22-28
voltage source 22-28
D2A 22-29
DC analysis, MOS model LEVEL=34 22-36
DDL 22-30–22-32
delay 22-26, 22-29
versus fanout 22-29
device optimization 22-32–22-33
differential amplifier 22-26
differentialator 22-27
diffusion effects 22-27
diode photocurrent 22-37
D-Latch 22-27
E Element 22-27
diode triggered flip-flop 22-27
differential source 22-37
FFT
AM source 22-33
analysis 22-33–22-34
Bartlett window 22-33
Blackman window 22-33
Blackman-Harris window 22-34
data-driven transient analysis 22-34
exponential source 22-33
Gaussian window 22-34
Hamming window 22-34
Hanning window 22-34
harmonic distortion 22-33
high frequency detection 22-33
intermodulation distortion 22-34
Kaiser window 22-34
modulated pulse source 22-34
Monte Carlo, Gaussian distribution 22-34
product of waveforms 22-34
pulse source 22-34
PWL 22-34
rectangular window 22-34
single-frequency FM source 22-34
sinusoidal source 22-34
small-signal distortion 22-33
switched capacitor 22-34
transient 22-34
sweep 22-34
window tests 22-34
filter matching 22-30
filters 22-34–22-35
behavioral 22-26
fifth-order
elliptical switched capacitor 22-28
low-pass 22-35
fourth-order Butterworth 22-35
Kerwin’s circuit 22-35
LCR bandpass 22-35
matching lossy to ideal 22-30
ninth-order low-pass 22-27, 22-35
switched capacitor low-pass 22-27
FR-4 microstrip transmission line 22-35, 22-38
G Element 22-26, 22-27
GaAsFET amplifier 22-26
gamma model LEVEL=6 22-36
general applications 22-26–22-27
ground bounce 22-26, 22-38
group time delay 22-26
impact ionization plot 22-36
input 22-26
installation test 22-28
integrator 22-27
inverter 22-27, 22-28
characterization 22-26, 22-29
sweep 22-29
IRF340 NMOS transistor characterization 22-32
I-V
and C-V plots, LEVEL=3 22-36
plots
MOSFETs model LEVEL=13 22-36
SOSFET’s model LEVEL=27 22-36
JFETs photocurrent 22-38
junction tunnel diode 22-29
LCR circuit 22-29
lumped
MOS model 22-26
transmission lines 22-35, 22-39
magnetic core transformer 22-35
magnetics 22-35
microstrip transmission lines 22-35, 22-39
coupled 22-39
optimization 22-39
series 22-39
Monte Carlo
analysis 22-27
DC 22-27
Gaussian distribution 22-27
limit function 22-27
uniform distribution 22-27
MOS
amplifier 22-29
simulation 22-28
MOSFETs 22-35–22-36
sigma sweep 22-29
sweep 22-26
NAND gate 22-27, 22-28
NMOS E-mode model, LEVEL=8 22-38
noise analysis 22-26
op-amp 22-26, 22-27
characterization 22-30–22-32
voltage follower 22-27, 22-38
optimization 22-27
2n3947 Gummel model 22-33
DC 22-33
diode
I-V and C-V 22-33
temperature 22-33
GaAs
FET 22-33
s-parameter 22-33
JFETs 22-33
group delay 22-29
Hfe 22-33
I-V 22-33
JFETs 22-33
LEVEL=2 model beta 22-32
LEVEL=28 22-33
MOS 22-33
LEVEL=13 I-V 22-33
LEVEL=2 I-V 22-33
LEVEL=3 I-V 22-33
LEVEL=6 I-V 22-33
s-parameter 22-33
speed, power, area 22-29
width 22-29
parameters 22-26
PCI
Monte Carlo analysis 22-36
worst-case modeling 22-36
peripheral component interconnect
See PCI
phase
detector 22-27
locked loop 22-27
photocurrent 22-36–22-38
GaAs device 22-38
photolithographic effects 22-27
piecewise linear source
See demo files, PWL
 pll 22-27
pole/zero analysis 22-26, 22-35
pulse source 22-38
PWL 22-38
CCCS 22-28
CCVS 22-28
switch element 22-28
VCCS 22-27, 22-28
VCO 22-28
VCVS 22-28
radiation effects 22-36–22-38
bipolar devices 22-36–22-37
DC I-V, JFETs 22-38
GaAs differential amplifier 22-38
JFETs devices 22-37
MOSFETs devices 22-37
NMOS
NAND 22-38
voltage divider 22-38
RC circuit optimization 22-30
resistor temperature coefficients 22-30
RG58/AU coax test 22-35
ring oscillator 22-28
Royer magnetic core oscillator 22-35
Schmidt trigger 22-26
sense amplifier 22-26
series source coupled transmission lines 22-39
setup
characterization 22-29
time search 22-28, 22-29
shunt terminated transmission lines 22-39
silicon controlled rectifier 22-28
sine wave sampling 22-27, 22-28
single-frequency FM source 22-38
sinusoidal source 22-38
skew models 22-27
SNAP to HSPICE conversion 22-29
s-parameters 22-29, 22-35
  LEVEL=13 22-36
sweep 22-26
switch 22-27
  characterization 22-27
switched capacitor 22-27, 22-38
  RC circuit 22-28
temperature effects
  LEVEL=13 22-36
  LEVEL=6 22-36
timing analysis 22-28
total radiation dose 22-37
transient analysis 22-26
transistor characterization 22-32
transmission lines 22-38–22-39
triode model 22-28
tunnel diodes 22-28, 22-29
twinlead transmission line model 22-39
U models 22-39
unity gain frequency 22-29
Viewsim
  A2D input 22-29
  D2A input 22-29
voltage
  controlled
    current source 22-27, 22-28
    oscillator 22-26, 22-28
    resistor inverter 22-38
    voltage source 22-28
  follower 22-27
  to frequency converter 22-26
  variable capacitor 22-27
waveform smoothing 22-28
worst case skew model 22-27
DERIVATIVE keyword 8-49
derivative, measuring 8-43
design
  high speed, problems and solutions 16-3
  name 3-56
  partitioning 16-7

stability 20-2
  time, reducing 20-2
Design Architect
  with AvanLink B-8
Design Viewpoint Editor (DVE)
  with AvanLink B-8
device
  characterization 3-53
  DDL 3-53
DFT 19-1
DI control option 9-23, 9-41, 10-39, 11-17, 12-8
DIAGNOSTIC option 9-17
diagnostic tables 10-49–10-50
differentiator, behavioral 17-55
DIFSIZ optimization parameters 13-42
digital
  files 5-50, 17-31
  input 5-50
  vector file 5-60
DIM2
distortion measure 12-9
  parameter 8-35
DIM3
distortion measure 12-9
  parameter 8-35
diodes
  breakdown example 5-41
  CML_DiodeEval 14-28
  current
    flow 8-24
  elements
    template listings 8-59
  equations
    example 5-40
    EXPLI 9-21
  junction
    periphery 4-13
  models 3-30
  names 4-12
  polysilicon capacitor length 4-13
  power dissipation 8-26
directories
  installation directory 3-53
tmp 1-12
DIS 17-69
Discrete Fourier Transform 19-1
distortion
  analysis 8-35, 12-9
  measures 12-9
document conventions iv
documentation
  FAQ A-4
documentation issues iii
dollar sign ($) comment delimiter 3-9
drain-to-source current, convergence error
tolerance 9-22, 10-37
DTEMP
element parameter 13-5
  model parameter 13-5, 13-6, 22-18
DV
calculation 9-32, 10-39
  option 9-34, 10-24, 10-42
DVDT
  algorithm 9-46, 9-48, 11-16, 11-19, 11-30, 11-34
  option 9-46, 9-51, 11-13, 11-14, 11-34, 11-35
  timestep control 11-27, 11-36
DVTR option 9-50, 11-22
dynamic timestep algorithm 11-35

E

E Elements 17-6, 17-11, 20-27–20-34
  applications 17-6
  controlling voltage 17-14
  data
    points 17-13
    sampler application 17-63
  element
    name 17-12
    value multiplier 17-13
gate type 17-12
initial conditions 17-12
integrator application 17-54
Laplace transform 20-4
maximum voltage 17-13
minimum voltage 17-13
NAND gate 17-31
parameters 17-12
  value multiplier 20-11
polynomial
  coefficients 17-13
  dimension 17-13
SCALE parameter 20-38
temperature coefficients 17-13
time delay keyword 17-13
transformer application 17-57
triode application 17-61
turns ratio 17-12
voltage gain 17-12

E elements
  syntax statements 5-29
EISA standard 16-33
electrical measurements
  simulating 22-20
ELEMENT
  statements 3-53
  element
    active
      BJTs 4-14
      diodes 4-12
      JFETs 4-16
      MESFETs 4-16
      MOSFETs 4-18
    analog behavioral 17-53
    checking, suppression of 9-9
    current controlled 17-6
    IC parameter 10-9
    ideal 5-24
    independent source 5-2, 5-7
    markers, mutual inductors 4-10
    names 3-17
    OFF parameter 9-37, 10-4, 10-27
    parameters See element parameters 4-1
    passive
      capacitors 4-4
      inductor 4-7
      mutual inductor 4-9
      resistors 4-2
    statement, current output 8-22
    statements 3-10
G Elements 17-16–17-22
  op-amps 17-66
transconductance
Laplace 20-6
pole/zero 20-7
voltage gain
Laplace 20-6
pole/zero 20-7
subcircuits 3-14
temperature 13-6
templates 8-35–8-59
analysis 8-4
BJTs 8-60
capacitor 8-56
current-controlled
current source 8-58
voltage source 8-58
function 7-10
independent
current source 8-59
voltage source 8-58
inductor 8-56
JFETs 8-62
MOSFETs 8-63
mutual inductor 8-57
resistor 8-56
saturable core
element 8-66
winding 8-66
voltage-controlled
current source 8-57
inductors 4-7–4-8
counters 4-8
JFETs and MESFETs 4-16–4-17
linear inductors 4-7
MOSFETs 4-18–4-20
mutual inductors, Kxxx 4-10
POLY 17-7
PWL
PV 5-19
R 5-16
TIME 5-19
resistors 4-2–4-3
DTEMP 4-3
transmission lines
T Element 4-24
U Element 4-25
W Element 4-21, 4-21–4-22
element statements
independent sources 5-2
Elmore delay 20-34
encrypted data 5-72
encryption
file organization C-6
FREELIB keyword C-7
guidelines C-5
permit file changes C-7
semicolon bug C-5
Encryption structure example C-13
Encryption, 8-byte key C-9
ENDDATA keyword 3-23, 3-25, 3-27
environment variables
DLPATH 3-54, 22-20
FAQ A-6
EPSMIN option 9-12, 20-21
equations
error 8-52
evaluation 8-45
ERR function 8-51, 8-52
ERR1 function 8-51, 8-53
keyword 13-37
ERR2 function 8-51, 8-53
ERR3 function 8-51, 8-53
errors
  cannot open
    input file 3-61
    output spool file 8-18
  control options A-28
  current exceeding MAXAMP 9-41, 11-18
  DC 10-45
  digital file has blank first line 5-50
  environment variables A-6
  file open 1-13
  functions 8-51–8-53
  input A-12, A-33
  installation A-13
  internal timestep too small 9-36, 9-41, 9-49, 9-
  51, 10-5, 10-25, 10-53, 11-3, 11-13, 11-
  14, 11-24
  licensing A-15
  messages A-7
  missing .END statement 3-2
  models A-20
  netlist A-28
  no DC path to ground 10-47
  no input data 1-12
  optimization goal 8-40
  parameter name conflict 8-38
  PC A-24
  special characters in input 3-3
  system resource inaccessible 8-18
  tolerances
    ABSMOS 9-22, 10-37
    branch current 9-22, 9-23, 10-22, 10-37
    optimization by bisection 21-8
    pole/zero analysis 9-38, 10-32
    relative change 9-24, 9-42, 10-41, 11-19
    RELMOS 9-22, 10-37
    voltage 9-24, 9-25, 9-42, 10-41, 11-19
example
  .DATA
    inner sweep 3-24

outer sweep
  .FFT statement 11-42
  .OPTIONS SEARCH 3-36
AC analysis
  Hspice vs. SPICE methods 8-31
  RC network 2-2
digital vector file 5-62
experiments 1-8
Hspice vs .SPICE methods
  AC analysis 8-31
  Monte Carlo 13-18, 13-26
  network analysis, bipolar transistor 12-21
  optimization 13-44
  S parameter 6-8
  simulation PCI 16-46
  subcircuit 3-15
    MULTI model 3-15
  subcircuit test 3-13
transient analysis
  inverter 2-7
  RC network 2-5
worst case 13-26
EXP source function
  fall time
    constant 5-13
    delay 5-13
  initial value 5-13
  pulsed value 5-13
  rise time
    constant 5-13
    delay 5-13
exp(x) function 7-10
experiment 1-8
experimental methods
  using Star-Hspice 1-8
EXPLI option 9-21
EXPMAX option 9-12
exponential
  function 7-10
  source function 5-13
expressions
  algebraic 7-8
external data files 3-7, 3-22
EXTRAPOLATION
  element parameter 20-10
F

F Elements 17-6, 17-27
applications 17-7
controlling voltage 17-30
current gain 17-28
data points 17-29
gate type 17-28
initial conditions 17-28
maximum current 17-29
minimum current 17-29
multiply parameter 17-28
name 17-28
parameters 17-28
polynomial
coefficients 17-29
dimension 17-29
temperature coefficients 17-29
time delay keyword 17-29
value multiplier 17-29
F elements
syntax statements 5-46
FALL keyword 8-41
fall time
example 15-9
EXP source function 5-13
simulation example 15-2
fanout, plotting 15-5
FAQ
analysis A-2
control options A-28
environment variables A-6
error messages A-7
field solver A-35
input A-12
installation A-13
known limitations A-17
licensing A-15
manuals A-4
models A-20
MS Windows/PC A-24
netlist A-28
output A-33
W Element A-35
waveform viewing A-36

Fast Fourier Transform
See FFT
FAST option 9-45, 11-18, 11-26
FFT
analysis
alfa control parameter 19-8
example
AM modulation 19-13
modulator/demodulator 19-16
test circuit 19-24
frequency
maximum 19-8
minimum 19-8
of interest 19-10
range 19-10, 19-11
specification 19-8
harmonic distortion 19-16
number of points 19-7
output 11-45
magnitude format 19-7
results 19-10–19-12
spectral leakage 19-16
start point 19-7
statement syntax 19-7–19-9
stop point 19-7
window type 19-8
output 19-10
windows 19-3–19-5
Bartlett 19-4
Blackman 19-4
Blackman-Harris 19-4
Gaussian 19-4
Hamming 19-4
Hanning 19-4
Kaiser-Bessel 19-4
rectangular 19-4
field programmable gate arrays 16-22
field solver
FAQ A-35
FIL keyword 3-22
file descriptors limit 8-18
files
.a2d 3-58, 3-60, 5-50
.ac# 3-58
.ft# 3-58, 3-60, 19-11
.gr# 3-58
.ic 3-58, 10-4
.lis 3-58
.maf# 3-58
.MEASURE output 15-1
.ms# 3-58
.mt# 3-58
.p# 3-58
.st# 3-58
.sw# 3-58
.tr# 3-58
AC analysis
  measurement 3-60
  results 3-60
column lamination 3-28
concatenated data files 3-26
.d2a 5-50
DC analysis
  measurements 3-59
  results 3-59
design.ac0 15-1
design.mt0 15-1
design.sw0 15-1
external data 3-7, 3-21
filenames 3-22
graph data 1-9, 3-60
hspice.ini 9-13
  creation 3-54
  include files 3-6, 3-29, 3-35
  including 3-57
  initialization 3-57
input 1-9
  file name 3-62
  limit on number 8-18
multiple simulation runs 3-48
names 3-56, 3-62–3-64
output
  listing 3-59
  names 3-64
  status 3-60
  version number 3-63
scratch files 1-12
subcircuit node cross-listing 3-60
transient analysis
  measurement 3-59
  results 3-59
transition data 17-4
filing a documentation bug iii
filters
  30 degree phase shift 20-18
  active low-pass 18-15
  band reject 20-12
  low-pass 20-15
  pole/zero analysis
    Butterworth 18-10
    high-pass 18-10
    low-pass 18-5, 18-15
transfer functions 20-32
FIND keyword 8-43
floating point overflow
  CONVERGE setting 9-31, 10-38
  setting GMINDC 9-35, 10-40
FMAX
  .FFT parameter 19-8
  option 9-37, 10-31, 18-4
FMIN .FFT parameter 19-8
FORMAT .FFT parameter 19-7
Fourier
  analysis 11-38
  coefficients 11-40
  equation 11-40
  integral 20-5
  transfer function H(f) 20-5
  transform 20-5
FPGA’s 16-22
FREELIB keyword C-7
FREQ
  element parameter 20-10
  function
    transconductance element statement 20-8
    voltage gain element statement 20-9
  keyword 20-5
  model parameter 8-13, 17-69
frequency
  analysis 19-1
    Nyquist 20-11
    poles and zeros 20-11
  complex 20-4, 20-21
  critical 20-5
  domain to time domain 20-1
domain, transfer function 20-21
maximum 20-6
  frequency analysis 20-11
setting 9-37, 10-31
ratio 12-10
resolution 20-6
  Fourier analysis 20-6
  frequency analysis 20-10
response 20-4
  analysis 20-3
  table 20-8, 20-10
  parameters 20-10
setting scale 9-37, 10-31
sweep 12-6
table 20-3
variable 7-13
weighing functions 19-3
Frequency Table Model 6-4
frequency-domain model 6-2
FROM
  .FFT parameter 19-7
  keyword 8-52
FS
  keyword 12-13
  option 9-46, 9-49, 11-22, 11-24, 11-36
FSCAL option 9-37, 9-39, 10-31, 10-33, 18-4
FT option 9-47, 9-49, 11-22, 11-24, 11-36
  timestep control 11-36
functions
  A2D 5-50, 17-4
  bisection 21-1
  built-in 7-9–7-13
  D2A 5-50, 17-4
  DERIVATIVE 8-48
  ERR 8-51
  INTEG 8-48
  LAPLACE 18-1, 20-2, 20-6
  NPWL 5-35
  OPTIMIZE 17-3
  POLE 18-1, 20-2, 20-7
  PPWL 5-36
  redefining 7-14
  table 7-9
  user-defined 7-14
  See also independent sources
FV function value 17-7

G

G Elements 17-6, 17-16, 20-27–20-32
  amplitude modulator application 17-62
  AND gate 17-31
  applications 17-6
  controlling voltages 17-19, 17-21
curve smoothing 17-20
data points 17-19
DELTA parameter 17-58
element value multiplier 17-20
gate type 17-19
initial conditions 17-19
Laplace transform 20-4
maximum
current 17-19
resistance 17-19
minimum
current 17-19
resistance 17-19
multiply parameter 17-19, 20-11
names 17-18
parameter value multiplier 20-11
polynomial
  coefficients 17-19
dimension 17-20
temperature coefficients 17-20
time delay keyword 17-20
transconductance 17-20
triode application 17-61
tunnel diode application 17-58
voltage to resistance factor 17-20
G Elements
  syntax statements 5-34
GaAsFET model DC optimization 13-67
gain, calculating 8-31
GAUSS
  FFT analysis
    keyword 19-8
    window 19-4, 19-28
  functions 13-20
  keyword 13-16
  parameter distribution 13-14
GBW model parameter 17-69
GEAR algorithm 9-51, 11-14, 11-30
GENK option 9-21
getting customer support vi
global
    node names 3-20
    parameters 7-16
GMAX option 9-35, 10-40
GMIN
    option 9-41, 10-54, 11-22
    stepping 9-35, 10-40
GMINDC
    option 9-35, 10-40, 10-42, 10-54
GND node 3-17
GOAL keyword 8-46, 13-37
GRAD optimization parameter 13-42
gradient data, printing 9-9
GRAMP
    calculation 9-32, 10-39
    option 9-35, 10-24, 10-40, 10-42, 10-46
graph data
    file 1-9
    Viewlogic format 9-12, 9-13
    See also .gr# file
ground
    bounce 16-24
    node name 3-17
group delay, calculating 9-56, 12-8
GSCAL
    multiplier 9-38, 10-32
    option 9-37, 10-31, 18-4
GSHUNT option 9-36, 9-41, 10-25, 11-13
Gxxx element parameters 17-18

H

H Elements 17-6, 17-23
applications 17-6
controlling voltage 17-25
data points 17-24
element
    name 17-24
    value multiplier 17-25
gate type 17-24
initial conditions 17-24
maximum current 17-24
minimum current 17-24
polynomial
    coefficients 17-25
    dimension 17-25
SCR application 17-60
temperature coefficients 17-25
time delay keyword 17-25
transresistance 17-25
H elements
    syntax statements 5-42
H parameters 12-21
H9007 option 9-17
HANN FFT analysis keyword 19-8
Hanning FFT analysis window 19-4, 19-26
Harris FFT analysis keyword 19-8
HD2
    distortion measure 12-9
    parameter 8-35
HD3
    distortion measure 12-9
    parameter 8-35
hertz variable 7-13
hierarchical designs, flattened 3-6
hold time 21-4
HSPICE
    installation directory 3-53
    job statistics report 8-16–8-18
    output, redirecting 3-64
    starting 1-12
    version
        95.3 compatibility 11-36
        H9007 compatibility 9-17
        specifying 3-62
    VERSION parameter 3-31
hspice command 3-61–3-65
arguments 3-62
hspice.ini file 9-13
    creating 3-54
    hybrid (H) parameters 8-29
IB model parameter 17-69
IBIS
  buffers 4-27
IBIS model parameter 17-70
IC
  element parameter 10-9, 17-12, 17-19, 17-24, 17-28
  keyword 10-12
  parameter 10-9
ICSWEEP option 9-36, 10-25
ideal
  current sources 10-46
  delay elements 17-6, 17-7
    DELMAX setting 11-27
  op-amp 5-29, 5-32, 17-6, 17-11, 17-13, 17-14
  transformer 5-30, 5-33, 17-6, 17-12, 17-15, 17-57
  idelay (digital vector file) 5-73
IGNOR keyword 8-52
imaginary
  part of AC voltage 8-31
  vs. real component ratio 10-32
imaginary vs. real component ratio 9-38
IMAX option 9-47, 9-50, 11-22, 11-34
  default 11-34
IMIN option 9-47, 9-50, 11-23, 11-34
  default 11-34
impedance
  AC 8-34
  versus time 16-9
  Z parameters 8-29
impulse response h(t) 20-5
inactive devices
  See latent devices
include files 3-29, 3-35, 3-57
independent sources
  AC 5-5
    magnitude parameter 5-3
    phase parameter 5-3
  AM function 5-22
  current
    element template listings 8-59
  source name 5-3
  data driven PWL function 5-18
  DC 5-5
    source value parameter 5-3
    elements
      parameters 5-2
      statements 5-2
    EXP function 5-13
      functions 5-7
      mixed types 5-6
      PULSE function 5-7
      PWL function 5-15
      SFFM function 5-20
      SIN function 5-10
      transient 5-5
      source function 5-3
      types 5-7
      voltage
        element template listings 8-58
        source name 5-3
    See also sources
    individual element temperature 13-5
    inductance
      scale 9-38, 10-32
    inductors
      current flow 8-23
      element 4-7
      template listings 8-56
    GENK 9-21
    KLIM 9-21
    mutual models 3-30
    node names 4-7
    INGOLD option 9-6, 9-8
    initial conditions 10-3
      file 3-57
      saving and reusing 9-36, 10-25
      statement 10-9
      transient 11-7
    initialization 9-37, 10-3, 10-4, 10-27
      file 3-57
      saved operating point 10-11
    inline data 3-23
    inner sweep 3-25
    INOISE parameter 8-35
input admittance 8-34
data
adding library data 3-44
column laminated 3-28
concatenated data files 3-26
deleting library data 3-45
external, with .DATA statement 3-22
filenames on networks 3-29
for data driven analysis 3-21
formats 3-24, 3-27, 3-28
include files 3-29
printing 9-7
suppressing printout 9-7
FAQ A-12
files
character case 3-3
compression 3-2
configuration file 3-57
control characters 3-3
DC operating point 3-57
demonstration 22-26
initialization 3-57
names 3-56, 3-62
netlist 3-2
structure 3-6
table of components 3-7
unprintable characters 3-3
impedance 8-34
netlist
file 1-9
.END statement requirement 3-48
composition 3-9
delimiters 3-3
expressions 3-5
format 3-2
guidelines 3-2
hierarchy paths 3-5
instance names 3-4
names 3-3
nodes 3-4
numbers 3-5
parameters 3-5
schematic vetlists 3-6
sections and chapter references 3-7
structure 3-6
See also input files
simulation D-2
input/output
cell modeling 22-23
digital vector file 5-70
drivers 16-18
installation
FAQ A-13
installation directory $installdir 3-53
int(x) function 7-10
INTEG keyword 8-47, 8-48
integer function 7-10
integration
algorithms 11-30
backward Euler method 9-51, 11-15
order of 9-51, 11-15
integrator, behavioral 17-53
interconnect
analyzing 16-2
See also transmission lines, wires
interfaces
Analog Artist 9-12
AvanWaves 8-2
Mentor 9-13
MSPICE 9-13
variables 14-19
ZUKEN 9-14
intermodulation distortion 12-9
internal
nodes, referencing 3-18
routines 14-40
INTERP option 9-54, 11-13
INTERPOLATION
element parameter 20-11
interstage gain 8-31
inverse Laplace transform 20-34
inverter
analysis, transient 2-7
circuit, MOS 2-7
gate 17-15
lookup table 17-43
ISA standard 16-33
ISC model parameter 17-70
iterations
algorithm 11-32
count algorithm 11-34
extra 9-36, 10-26
limit 9-25, 10-25
maximum number of 9-48, 11-24
number 13-54
ITL1
calculation 9-32, 10-39
option 9-25, 10-25
ITL2 option 10-26
ITL3 option 9-48, 11-23
ITL4 option 9-48, 11-23
ITL5 option 9-48, 11-24
ITLPZ option 9-45, 10-31, 18-4
ITROPT optimization parameter 13-42
ITRPRT option 9-54, 11-14
I-V and C-V plotting demo 22-7

J
Jacobian data, printing 9-9
JFETs
current flow 8-24
element
names 4-17
template listings 8-62
length 4-17
power dissipation 8-27
width 4-17
JIS model parameter 17-70

K
KAISER FFT analysis keyword 19-8
Kaiser-Bessel FFT analysis window 19-4, 19-6, 19-29
KCLTEST 10-26
option 9-23
Kerwin’s circuit, pole/zero analysis 18-8
keywords
.AC statement parameters 12-5
.DC statement parameters 10-15
.FFT statement parameters 19-7
.MEASUREMENT statement parameters 8-47
.MODEL statement parameters 8-12
.TRAN statement parameters 11-5
analysis statement syntax 13-39
BART 19-8
command syntax 21-8
DATA statement parameters 3-21
DTEMP 13-5
ERR1 13-37
FREELIB C-7
FREQ 20-5
FS 12-13
GOAL 13-37
LAST 8-42, 8-43, 8-45
MONTE 13-14
optimization syntax 13-38
PAR 7-8
power output 8-26
PP 8-46, 8-47
RECT 19-8
source functions 5-2
target syntax 8-42
UNORM 19-7
weight 8-47
KF model parameter 12-13
Kirchhoff’s Current Law (KCL) test 9-23, 10-26
KLIM option 9-21

L
LAM keyword 3-22, 3-29
laminated data 3-28
LAPLACE
element parameter 20-11
modeling 20-21
transconductance element statement 20-6
voltage gain element statement 20-6
Laplace
band-reject filter 20-12
low-pass filter 20-15
parameters 20-10
transfer function 20-2, 20-21
transform 20-2, 20-6, 20-22, 20-23
frequency
analysis 20-11
response table 20-8
function call 20-4
inverse 20-34
modeling 20-21
POLE (pole/zero) function 20-29
LAST keyword 8-42, 8-43, 8-45
latent devices
   BYPASS option 9-44, 11-12, 11-17
   BYTOL option 9-44, 11-17
   excluding 9-45, 11-18
   MBYPASS option 9-44, 11-17
   removing from simulation 9-44, 11-17
   VNTOL option 9-44, 11-17
LC oscillator model 17-83
leadframe example 22-12
LENGTH model parameter 13-22
LENNAM option 9-7
LEVEL
   element parameter 20-11
   optimization parameter 13-42
Levenberg-Marquardt algorithm 13-53
LEVIN model parameter 17-70
LEVOUT model parameter 17-70
libraries
   .END statement 3-34
   adding with .LIB 3-44
   ASIC cells 3-54
   AvanLink B-5
   building
      rules 3-34
      with .LIB definition 3-33
   configuring 7-19
   creating parameters 7-16
   DDL 3-53
      accessing 3-36
   defining macros 3-33
   deleting 3-44
   duplicated parameter names 7-16
   encryption C-1
   integrity 7-15
   private 3-40
   protecting 3-40, C-1
   search
      order 3-54
      path 3-54
   selecting 3-37
   subcircuits 3-55
   vendor 3-54
license issues, FAQ A-15
limit descriptors command 8-18
LIMIT keyword 13-17
limitations, known A-17
LIMPTS option 9-15
LIMTIM option 9-12
LIN keyword 10-16, 11-6, 12-6
LIST option 9-7
listing
   page width 8-14
   suppressing 3-40
LMAX model parameter 1-5
LMIN model parameter 1-5
local
   parameters 7-16
   truncation error algorithm 9-43, 9-51, 11-14, 11-20, 11-34, 11-35
timestep 9-42, 11-19
log(x) function 7-10
log10(x) function 7-10
logarithm function 7-10
LSCAL option 9-38, 10-32, 18-4
Lsim models, calibrating 15-1
LV 8-36
LV18 model parameter 22-7
timestep control 11-36
LX 8-36
LX7 model parameter 22-7
LX8 model parameter 22-7
LX9 model parameter 22-7
M
   element parameter 17-19, 17-28, 20-11
   mA741 op-amp 17-76
   macros
      defining with .LIB definition 3-33
deleting library data 3-44
magnetic core
   models 3-30
magnitude
   AC voltage 8-31
   calculating 8-31
MANU model parameter 17-70
manufacturing tolerances 13-21
Marquardt scaling parameter 13-53
mask (digital vector file) 5-73
matrix
   calculations 9-25, 10-26
   minimum pivot values 9-27, 10-29
   parameters 12-14
   row/matrix ratio 9-27, 10-29
   size limitation 9-27, 10-28
MAX
   element parameter 17-13, 17-19, 17-24, 17-28,
      20-11
   function 21-5
   keyword 8-47
   optimization parameter 13-42
max(x,y) function 7-10
MAXAMP option 9-24, 9-41, 10-26, 11-18, 12-8
MAXF
   element parameter 20-11
   parameter 20-6
MAXFLD keyword 12-14
maximum
   number size 9-12
   value, measuring 8-46
MAXORD option 9-51, 11-15
MBYPASS option 9-44, 9-45, 11-17, 11-18
mean, statistical 13-3
MEASDGT option 9-7, 9-8
MEASFILT option 9-54
measfail value 21-8
MEASOUT option 9-13
measure
   data output formatting 9-8
   parameter types 8-38
Mentor interface 9-13
MENTOR option 9-13
MER keyword 3-22, 3-27, 3-29
MESFETs
   element names 4-16
messages
   pivot change 9-27, 9-29, 10-28, 10-31
   See also errors, warnings
Metaencrypt features C-9
Metaencrypt, character length restrictions C-6
METHOD option 9-52, 11-15
Meyer
   and Charge Conservation Model parameters 8-65
MIN
   element parameter 17-13, 17-19, 17-24, 17-29
   keyword 8-47
min(x,y) function 7-10
minimum
   number size 9-12
   value, measuring 8-46
MINVAL keyword 8-46, 8-52
mixed
   sources 5-6
mixed mode
   simulation 5-50, 17-4
   See also D2A, A2D
mixed-signal simulation
   See mixed mode
model
   parameters See model parameters diodes
model analysis options 9-18, 9-18–9-20
BJTs, EXPLI 9-21
DCAP 9-18, 9-19
diodes, EXPLI 9-21
inductors
   GENK 9-21
   KLIM 9-21
MODSRH 9-18
MOSFETs 9-20
SCALM 9-19
TNOM 9-19
MODEL keyword 10-15, 13-39
model parameters
   .ALTER blocks 3-41
   .GRAPH statement parameters 8-13
   A2D 5-50

BISECTION 21-7

capacitance distribution 13-24
D2A 5-50, 5-51–5-52

CHI 5-51
DELVTO 13-9
DTEMP 13-5
LENGTH 13-22
LEVEL 13-42

manufacturing tolerances 13-21
MONO 8-13

op-amps 17-67, 17-67–17-72
output 8-13

PHOTO 13-22
RSH 13-9

sigma deviations, worst case analysis 13-9
skew 13-8
suppressing printout of 9-9

TEMP 3-20, 13-5
temperature analysis 13-5
TIC 8-13
TOX 13-9
TREF 13-4, 13-5, 13-6
XPHOTO 13-22

models

algebraic 11-28
BJTs 3-30
BSIM LEVEL 13 3-31
BSIM2 LEVEL 39 3-31
capacitors 3-30
characterization 10-14
diode 3-30
FAQ A-20
JFETs 3-30
LV18 22-7

SX7, LX8, LX9 22-7
magnetic core 3-30

Monte Carlo

analysis 13-14
drain diffusion area 4-19
initial conditions 4-20
node names 4-18
perimeter

drain junction 4-19
source junction 4-19
power dissipation 8-28
SCALM 9-20

diffusion area 4-19

drain sharing selector 4-20

squares

per drain diffusion 4-19

MONO model parameter 8-13

MOSFETs 3-30

current

flow 8-25
diffusion area 13-18

MOS

inverter circuit 2-7
op-amp optimization 13-70

MOSFETs 3-30

creating 17-65

optimization 3-30

parameters

DTEMP 22-18

plot 3-30

private 3-40

protecting 3-40

reference temperature 13-5

simulator access 3-35

specifying 3-54

subcircuit MULTI 3-15

types 3-30

typical set 13-12–13-13

MONTE keyword 11-5, 12-5, 13-14

MOS

inverter circuit 2-7
op-amp optimization 13-70

MOSFETs 3-30

current

flow 8-25

diffusion area 4-19

element

names 4-18

template listings 8-63

initial conditions 4-20

model analysis options 9-20–9-21

node names 4-18

perimeter

drain junction 4-19

source junction 4-19

power dissipation 8-28

SCALM 9-20

source

diffusion area 4-19

drain sharing selector 4-20

squares

per drain diffusion 4-19
per source diffusion 4-19
temperature
differential 4-20
WL 9-20
zero-bias voltage threshold shift 4-20
MSPICE simulator interface 9-13
MU option 9-53, 11-18
Muller algorithm 18-3
starting points 9-39, 10-33
MULTI 3-15
multiple .ALTER statements 3-42
multiplier
G and E Element values 20-11
GSCAL 9-38, 10-32
multiply parameter 3-50, 4-3, 5-3
subcircuits 3-15
multipoint experiment 1-8
examples 1-8
multi-terminal network 6-1
multithreading 3-66
mutual
inductor
element 4-9
template listings 8-57

N
NAND gate adder 22-4
natural
frequency 18-2
log function 7-10
n-channel, MOSFET’s models 3-30
NDIM 5-24
negative conductance, logging 9-17
nested library calls 3-33
netlist 3-6
AvanLink B-6
AvanLink-DA B-12
encrypting C-1
FAQ A-28
flat 3-6
input files 3-2
schematic 3-6

network
analysis 12-14
filenames 3-29
multi-terminal 6-1
output 8-34, 12-15
switched capacitor 20-49
variable specification 12-18
NEWTOL option 9-36, 10-26
nodal voltage output 8-21, 8-30
NODE option 9-8
suppressing listing 3-40
nodes
connection requirements 3-17
cross-reference table 9-8
floating supply 3-17
global versus local 3-20
internal 3-18
MOSFET’s substrate 3-17
names 3-16, 3-17, 3-19, 22-7
automatic generation 3-19
ground node 3-17
period in 3-17
subcircuits 3-17, 3-18
zeros in 3-19
numbers 3-16, 3-17
phase or magnitude difference 8-31
printing 9-8
shorted 10-47
terminators 3-17
voltages, encrypting C-1
NODESET keyword 10-12
node-to-element list 9-27, 9-29, 10-28, 10-31
NOELCK option 9-9
noise
calculations 12-12
CMI_Noise 14-30
coupled line
example 16-27
noise 16-27
folding 12-13
input 8-35
numerical 9-41, 11-13
output 8-35, 12-12
problems and solutions 16-3
quota 16-6, 16-8
sampling 12-13
sources 16-3, 16-5
NOISENPT
    frequency Table Model 6-4
NOMOD option 9-9
NONE keyword 10-7, 10-13
nonlinear elements 20-2
NOPAGE option 9-9
NOPIV option 9-25, 10-26
NORM FFT analysis keyword 19-7
norm of the gradient 13-53
NOTOP option 9-9
NOWARN option 9-17
NP .FFT parameter 19-7
NPDELAY element parameter 17-13, 17-19, 17-24, 17-29
npn BJT models 3-30
NPWL
    element parameter 17-19
    function 5-35, 17-17
    NMOS transistor function 17-10
NT, FAQ A-24
numbers
    formatting 9-6, 9-8
    maximum size 9-12
    minimum size 9-12
NUMDGT option 9-9
numerical integration
    algorithms 9-52, 11-15
    order of 9-51, 11-15
    noise 9-41, 11-13
    problems 9-36, 9-41, 10-25, 11-13
NUMF keyword 12-14
NXX option 9-6, 9-9
Nyquist critical frequency 20-5, 20-11
OFF
    element parameter 9-37, 10-4, 10-27
    option 9-37, 10-4, 10-27
one-dimensional function 5-25
ONOISE parameter 8-35
OPAMP element parameter 17-13
op-amps
    .MODEL statement 17-66
    automatic generation 17-5
    behavioral models 17-65
    characterization 15-7
    common mode rejection ratio 17-68
    compensation level selector 17-68
    diode and BJT saturation current 17-69
    element statement 17-66
    excess phase parameter 17-69
    gain parameter 17-67
    input
        bias current 17-69
        bias offset current 17-70
        level type selector 17-70
        offset current 17-70
        offset voltage 17-72
        short circuit current 17-70
        internal feedback compensation capacitance 17-68
    JFETs saturation current 17-70
    mA741 model 17-76
    manufacturer’s name 17-70
    model
        generator 17-65
        names 3-30
        parameters 17-67
        defaults 17-72
        selector 17-68
    open loops 10-46
    optimization 13-70
    output
        level type selector 17-70
        resistance ROAC 17-70
        slew rate 17-71
        voltage 17-72
        phase margin 17-69
obtaining customer support vi
OCT keyword 10-16, 11-6, 12-6
odelay (digital vector file) 5-73
power
dissipation 17-70
supply voltage 17-71
subcircuit example 17-74
subcircuit generator 17-5
temperature parameter 17-71
unity gain frequency 17-69
operating point
.IC statement initialization 10-9
.NODESET statement initialization 10-10
capacitance
values table 9-30, 10-22
estimate 10-5, 11-3
initial conditions 3-57
pole/zero analysis 18-3
restoring 10-13
saving 3-19, 10-12
solution 9-37, 10-3, 10-4, 10-27
transient 11-3
voltage table 10-7
operating systems, HSPICE 1-6
operators
arithmetic 7-9
Laplace transforms 20-23
OPT keyword 13-38, 21-8
optimization
.MODEL statement 13-40
.PARAM statement 13-39
AC analysis 12-4, 13-60
algorithm 13-42
analysis statements 13-39
behavioral models 17-46, 17-50
bisection method 21-5, 21-7
CMOS tristate buffer 13-55
control 13-36
convergence options 13-36
curve-fit 13-37
cv 22-33
data-driven vs. s-parameters 13-61
error function 8-40
example 13-44, 22-24
goal 13-37
incremental 13-63
iterations 13-42
lengths and widths 13-70
MODEL keyword 13-39
models 3-30
MOS
LEVEL 13 13-48
op-amp 13-70
network 13-60
RC 13-51
parameters 13-60
.MODEL statement 13-41–13-43
magnitude and phase 13-61
measured vs. calculated 13-61
results
function evaluations 13-53
iterations 13-54
Marquadt scaling parameter 13-53
norm of the gradient 13-53
residual sum of squares 13-52
S parameters 13-60
simulation accuracy 13-36
simultaneous 13-56, 13-67, 13-70
statements 13-38
syntax 13-38
TDR
packaging 16-9
procedure 16-11
time
analysis 11-5, 13-37
required 13-36, 13-41
OPTIMIZE
function 17-3
keyword 10-15, 13-38
options
EPSMIN 20-21
FAQ A-28
OPTLST 21-8
OPTLST option 9-9, 21-8
printing bisection results 21-8
OPTS option 9-10
OPTxxx parameter 13-37, 13-38
Opus 9-12
oscillation
eliminating 9-52, 11-15
oscillators
behavioral models 17-65
DELMAX option setting 11-27
LC 17-83
VCO 17-81
out (digital vector file) 5-76
outer sweep 3-25
output
  .FFT results 19-10
  .MEASURE results 8-37
  admittance 8-34
  commands 8-2
  current 8-22
data
  format 9-6, 9-8, 9-14
  limiting 9-14, 9-54, 11-13
  number format 9-6
  redirecting 3-64
  significant digits specification 9-9
  specifying 9-14, 9-15
  storing 9-13, 9-14
driver example 22-12
FAQ A-33
files 3-58
  names 3-56, 3-64
  redirecting 3-56
  reducing size of 9-14, 9-17
  version number, specifying 3-63
graphing 8-11
impedance 8-34
measfail value 21-8
network 8-34
nodal voltage, AC 8-30
noise 8-35, 12-12
parameters 8-21
plotting 8-9–8-10
  specifying variables 8-10
power 8-25
printing 8-7–8-20
printout format 8-15
saving 8-10
statements 8-2
variables 8-4
  AC formats 8-32
  function 7-11
  printing 9-54, 11-14
  probing 8-10

specifying significant digits for 9-9
voltage 8-21
outz (digital vector file) 5-76
overview
  data flow 1-9
  simulation process 1-10

P
packed input files 3-2
Pade approximation 20-41
page eject, suppressing 9-9
PAR
  keyword 7-4, 7-8
  parameter, example 15-11
parameters
  .FFT statement 19-7–19-8
  AC sweep 12-4
  ACM 11-28
  admittance (Y) 8-29
  AF 12-13
  algebraic 7-9
    expressions 7-8
    analysis 7-6
    assignment 7-3
    CAPOP 11-28
    cell geometry 7-15
    constants 7-3
    data
      driven analysis 3-21
        type 7-2
    DC
      sweep 10-14
    defaults 7-19
    defining 7-2, 7-16
    DIM2 8-35
    DIM3 8-35
    encrypting C-1
    evaluation order 7-3
    frequency response table 20-10
    HD2 8-35
    HD3 8-35
    hierarchical 3-50, 7-15, 8-38–8-39
    hybrid (H) 8-29
    IC 10-9
impedance (Z) 8-29
inheritance 7-18, 7-19
INOISE 8-35
input netlist file 3-5
KF 12-13
Laplace 20-10
libraries 7-16–7-19
M 3-50, 7-7
matrix 12-14
measurement 7-7
model
   A2D 5-54
   D2A 5-51
modifying 3-21
multiply 7-7
names 3-31
ONOISE 8-35
optimization 7-15
OPTxxx 13-37, 13-38
output 8-21
overriding
   assignments 7-17
   default values 7-5
PAR keyword 7-4
PARHIER option 7-19
passing 7-15–7-21
   example 15-11
   order 7-3
   problems 7-21
   Release 95.1 and earlier 7-21
pole/zero 20-10
repeated 8-38
scattering (S) 8-29
scope 7-15–7-16, 7-21
SIM2 8-35
simple 7-3
simulator access 3-35
skew, assigning 3-35
subcircuit 3-50, 7-5
time sweep 11-4
UIC 10-10
user-defined 7-4
UTRA 10-45
See also model parameters, optimization parameters
parametric analysis 8-4
PARHIER option 7-19
PARMIN optimization parameter 13-43
PASSFAIL keyword 21-8
path names 9-10
   subcircuits 3-18
path numbers, printing 9-10
PATHNUM option 9-10
PC, FAQ A-24
p-channel
   JFETs models 3-30
   MOSFET’s models 3-30
PCI 22-36
   demo files 16-37
   driver selection 16-42
   Hspice file 16-37
   modeling 16-33
   simulation
      example files 16-46
      process 16-45
Speedway 16-35
   circuit schematic 16-43
   subsections 16-43
PD model parameter 17-70
peak-to-peak value, measuring 8-46
period (digital vector file) 5-71
peripheral component interconnect
See PCI
permit.hsp file, encryption capability C-7
phase
   AC voltage 8-31–8-32
   calculating 8-31
   detector model 17-88, 17-97
   locked loop, BJT model 17-92
PHOTO model parameter 13-22
piecewise linear sources See PWL
pin capacitance, plotting 15-6
pivot
   algorithm, selecting 9-26, 9-28, 10-27
   change message 9-27, 9-29, 10-28, 10-31
   matrix calculations 9-25, 10-26
   reference 9-27, 10-28
   selection 11-25
PIVOT option 9-26, 9-28, 10-27, 11-25
PIVREF option 9-27, 10-28
PIVREL option 9-27, 10-29
PIVTOL option 9-26, 9-27, 10-28, 10-29, 10-30
platforms for Hspice 1-6
PLIM option 9-10
PLL See phase locked loop
plot
  limits 8-8
  models 3-30
  value calculation method 9-5, 9-41, 12-7
PLOT keyword 8-12
pn junction conductance 10-54
pnp BJT models 3-30
POI keyword 10-16, 11-6, 12-6
POLE
  element parameter 20-11
  function 18-1, 20-2, 20-7, 20-29–20-34
  call 20-29
  highpass filter 20-32
  low-pass filter 20-33
  transconductance element statement 20-7
  voltage gain element statement 20-7
pole/zero
  analysis 18-1, 20-2
  .PZ statement 18-3
  absolute tolerance 9-38, 10-32, 18-4
  capacitance scale 18-4
  conductance scale 18-4
  example
    active low-pass filter 18-15
    CMOS differential amplifier 18-12
    high-pass Butterworth filter 18-10
    Kerwin’s circuit 18-8
    low-pass filter 18-5
    simple amplifier 18-14
  frequency
    maximum 9-37, 10-31
    scale 18-4
  imaginary to real ratio 18-5
  inductance scale 18-4
  iteration limit 18-4
  maximum
    frequency 18-4
    number of iterations 9-45, 10-31
  Muller algorithm 18-3
  operating point 18-3
  overview 18-2
  real to imaginary ratio 9-38, 10-32, 18-5
  relative error tolerance 18-5
  starting points, Muller algorithm 9-39, 10-33
  conjugate pairs 20-8
  function, Laplace transform 20-7
  models 20-44
  AC analysis 20-48
    transient responses 20-47
    parameters 20-10
    transfer function 20-29
    transient modeling 20-2
  poles and zeros, complex 20-31
POLY 5-24
  element parameter 17-7, 17-13, 17-20, 17-25, 17-29
  polynomial function 5-24, 17-7
    FV function value 17-7
    one-dimensional 5-25
    three-dimensional 5-27
    two-dimensional 5-26
  POST option 1-9, 9-14
  POST_VERSION option 9-10
  pow(x,y) function 7-9
  power
    dissipation 8-25–8-29
    subcircuits 8-25
    function 7-10
    operating point table 10-6
    output 8-25
    stored 8-25
  POWER keyword 8-26
PP keyword 8-46, 8-47
PPWL
  element parameter 17-20
  function 5-36, 17-17
  PMOS transistor function 17-10
  precision numbers 7-8
  print
    CMI_PrintModel 14-32
control options 8-14
printed circuit boards
models 16-2
printer, device specification 8-11
printout
columns, number 9-6
disabling 9-6, 9-9
suppressing 3-40
page ejects 9-9
value calculation method 9-5, 9-41, 12-7
PROBE option 9-14
program structure 1-7
protecting data 3-40
PRTDEFAULT printer 8-11
PSF option 9-14
PSRR specification 17-5
PULSE source function 5-7, 5-10, 5-13, 5-15
delay time 5-8
initial value 5-8
onset ramp duration 5-8
plateau value 5-8
recovery ramp duration 5-8
repetition period 5-8
width 5-8
pulse width 21-16
PUTMEAS option 8-38, 9-55
PWL
current controlled gates 17-6, 17-7
data driven 5-18
element parameter 17-13, 17-20, 17-25, 17-29
functions 5-28, 17-7, 17-10
gates 17-6
NMOS and PMOS transistor functions 17-10
output values 5-16
parameters 5-15
repeat parameter 5-16
segment time values 5-16
simulation time 11-37
sources, data driven 5-18
voltage controlled
capacitors 17-6
gates 17-6
See also data driven PWL source
PWR model parameter 17-70
pwr(x,y) function 7-10
PZABS option 9-38, 10-32, 18-4
PZTOL option 9-38, 10-32, 18-5
Q
quality assurance 13-2
R
RAC model parameter 17-71
radix (digital vector file) 5-68
random limit parameter distribution 13-14
RC
line modeling 20-34
network
analysis
AC 2-2
transient 2-5
circuit 2-2
optimization 13-51
rcells, reusing 7-16
real part of AC voltage 8-31
real vs. imaginary component ratio 9-38, 10-32
RECT FFT analysis keyword 19-8
rectangular FFT window 19-4
reference
temperature 3-20, 13-5
related documents iii
RELH option 9-24, 9-42, 10-40, 11-19, 12-8
RELI option 9-24, 9-42, 10-35, 10-41, 11-19
KCLTEST setting 9-23, 10-26
RELIN optimization parameter 13-43
RELMOS option 9-22, 9-24, 10-35, 10-37, 10-41, 11-28
KCLTEST setting 9-23, 10-26
RELOUT optimization parameter 13-43
RELQ option 9-42, 11-19, 11-35
RELTOL option 9-41, 9-42, 11-17, 11-19
RELV option 9-24, 9-42, 9-45, 10-35, 10-41, 11-18, 11-19
multiplier for 9-45, 11-18
RELVAR option 9-48, 11-19, 11-28
RELVDC option 9-24, 9-25, 10-41
repeat function 22-3
residual sum of squares 13-52
resistance
  AC 12-3
  minimum 9-37, 10-29
resistor
  current flow 8-23
  element 4-2
  element template listings 8-56
  length parameter 4-3
  model
    name 4-2
    node to bulk capacitance 4-3
    voltage controlled 5-35
  width parameter 4-3
RESMIN option 9-37, 10-29
RESULTS keyword 10-15
RIN keyword 12-15
ripple calculation 15-3
rise and fall times 8-39
RISE keyword 8-41
rise time
  simulation example 15-2, 15-9
RISETIME option 9-38
RITOL option 9-38, 10-32, 18-5
RLOAD model parameter 5-54
RMAX option 9-49, 11-24, 11-36
RMIN option 9-49, 11-24, 11-36
RMS keyword 8-47
rms value, measuring 8-46
roac model parameter 17-71
ROUT keyword 12-15
ROUT model parameter 17-71
row/matrix ratio 9-27, 10-29
RSH model parameter 13-9
runtime statistics 9-5

S
  S Element 6-2
  Frequency Table Model 6-4
  syntax 6-3
  transmission line 6-8
  S parameter
    example 6-8
    model type 3-30
    S Element 6-2
    transmission line 6-10
    S19NAME model parameter 5-55
    S19VHI model parameter 5-55
    S19VLO model parameter 5-55
    S1NAME model parameter 5-54
    S1VHI model parameter 5-55
    S1VLO model parameter 5-55
    sampling noise 12-13
    saturable core
      elements 8-66
      names 4-10
      winding names 4-10
      models
        names 4-10
        winding names 8-66
SCS
  SCALE
    element parameter 17-13, 17-20, 17-25, 17-29, 20-11
    option 22-7
    parameter 20-38
  scale
    factor 4-3
  scaling
    effect on delays 22-23
SCALM
  option 9-20
  scattering (S) parameters 8-29
  See also S parameter 6-2
schematic
  AvanLink B-5
  AvanLink-DA B-10
  netlists 3-6
Schmitt trigger example 10-18
scope of parameters 7-16
scratch files 1-12
SDA option 9-14
s-domain 20-21
  equivalent circuit 20-26
SEARCH option 3-36, 3-55, 9-11, 22-20
search path, setting 3-37
SEED option 9-17
sensitivity
  analysis 10-19
setup time 21-4
  analysis 21-6, 21-10
SFFM source function
  carrier frequency 5-20
  modulation index 5-20
  output amplitude 5-20
  output offset 5-20
  signal frequency 5-20
sgn(x) function 7-10
shorted nodes 10-47
sigma model parameter, sweeping 15-4
sign
  function 7-10
  transfer function 7-10
  (x,y) function 7-10
signal integrity
  problems 16-3
SIGNAME element parameter 5-54
signed power function 7-10
Signetics
  FAST I/O drivers 16-18
silicon
  controlled rectifier, behavioral 17-59
silicon-on-sapphire devices
  bulk node name 3-19
SIM2
  distortion measure 12-9
  parameter 8-35
simulation
  accuracy 9-40, 9-51, 11-14, 11-17, 11-26, 13-36
  improvement 9-46, 11-13
  models 11-28
  option 11-29
  defaults 11-36
  reduced by BYPASS 9-44, 11-12
  timestep 11-27
  tolerances 10-34, 10-35
AvanLink B-7
AvanLink-DA B-12
circuits
  with Signetics drivers 16-18
  with Xilinx FPGAs 16-22
 electrical measurements 22-20
 example D-1
 graphical output D-10
 ground bounce example 16-24
 multiple analyses, .ALTER statement 3-40
 multiple runs 3-48
 PCI 16-45
 example 16-46
 performance, multithreading 3-66
 preparation 16-2
 process, overview 1-10
 results
  graphing 8-11
  output variables 9-14
  plotting 8-9–8-10
  printing 8-7–8-20
  specifying 8-37–8-39
  storing 9-14
 speed 9-9, 11-26
 structure 1-7
time
  ABSVAR option 11-36
  reducing 3-22, 9-44, 9-45, 9-46, 9-47, 9-49,
   9-50, 11-12, 11-13, 11-18, 11-20,
   11-21, 11-23, 11-37, 20-49
  with TRTOL 9-43, 11-20
 RELVAR option 11-36
 title 3-9
SIN source function 5-11
sin(x) function 7-9
single point experiment 1-8
single-frequency FM source function 5-20
sinh(x) function 7-9
sinusoidal source function 5-10
skew
  file 13-12
  parameters 13-8
  assigning 3-35
slope (digital vector file) 5-74
SLOPETOL option 9-49, 11-20
simulation time 11-37
timestep control 11-36
small-signal
  DC sensitivity 10-19
  distortion analysis 12-9
  transfer function 10-20
SMOOTH element parameter 17-20
SONAME model parameter 5-54
source
  AC sweep 12-4
  controlled 17-4, 17-6
  data driven 5-18
  DC sweep 10-14
  element types 17-6
  keywords 5-2
  Laplace transforms 20-22
  statements 3-10
  time sweep 11-4
See also independent sources
SOVHI model parameter 5-54
SOVLO model parameter 5-54
SPARSE option 9-28, 10-30
spectral leakage 19-3, 19-16
spectrum analysis 19-1
SPICE
  compatibility 9-16
    AC
      output calculations 9-5, 9-41, 12-7
      output variables 8-30–8-32
      numeric format 9-6
      plot
        limits 8-8
        size 9-10
        option 9-16
    sqrt(x) function 7-9
  square root function 7-9
SRN model parameter 17-71
SRNEG model parameter 17-71
SRP model parameter 17-71
SRPOS model parameter 17-71
START .FFT parameter 19-7
START keyword 11-6
statements
  .AC 12-4, 13-5, 13-39
  .ALTER 3-40
  .DATA 3-21, 15-9

external file 3-25, 3-27
  inline 3-23
  inner sweep example 3-24
  outer sweep example 3-25
.DC 10-14, 13-5, 13-39
.DCVOLT 10-9, 10-10
.DEL LIB 3-44
.DISTO 12-9
.END 3-48
.ENDL 3-32, 3-33
.ENDS 3-14
.EOM 3-14
.FFT 11-42, 19-7
.FOUR 11-39
.GLOBAL 3-20
.GRAPH 8-2, 8-11, 8-19
.IC 10-9, 10-10
.INCLUDE 3-29
.LIB 3-32, 3-33
  call 3-32
  nesting 3-33
.LOAD 10-11, 10-13
_MACRO 3-12
.MEASURE 8-2, 8-4, 8-37, 9-8, 9-13
.MODEL 3-30, 8-12, 13-5, 13-41
.NET 12-14
.NODESET 9-31, 10-10, 10-23
.NOISE 12-11
.OP 10-6
.OPTION 9-2, 10-31
  ACCT 8-16
  ALT999(9) 8-14
  CO 8-14
  INGOLD 8-15
  POST 8-15
.OPTIONS SEARCH 3-36
.PARAM 3-37, 13-39
.PLOT 8-2, 8-8, 8-19
.PRINT 8-2, 8-5, 8-19
.PROBE 8-2, 8-10, 8-19
.PROTECT 3-40
.PZ 10-21, 18-3
.SAMPLE 12-13
.SAVE 10-11, 10-12
.SENS 10-19
.SUBCKT 3-12, 8-38, 17-65
call
  subcircuit 3-14
DOUT 8-2
element 3-10
initial conditions 10-9
source 3-10
statistical analysis 13-8–13-34
statistics
calculations 13-3
listing 8-16
report 9-5
stimulus input files 17-4
STOP .FFT parameter 19-7
structure simulation 1-7
subcircuits
  .PRINT and .PLOT statements 3-52
  adder 22-3
call statement 3-14
calling 3-14
calling tree 3-18
changing in .ALTER blocks 3-41
creating reusable circuits 3-49
element names 3-14
generator 17-5
global versus local nodes 3-20
hierarchical parameters 3-50
library structure 3-55
model names 3-14
multiply parameter 3-15
multiplying 3-50
names 3-13
node names 3-14, 3-17
  abbreviated 3-18
node numbers 3-13
output printing 8-19
parameter 3-13
  example 15-11
  passing 3-14, 3-15
  path names 3-18
power dissipation computation 8-25
printing path numbers 9-10
search order 3-52
test example 3-13
zero prefix 3-19
sweep
data 3-25
  storing 9-13
  frequency 12-6
  inner 3-25
  outer 3-25
  variables 22-18
SWEEP keyword 10-16, 11-6, 12-6
switch example 5-39
switched capacitor 20-49
  filter example 20-51
switch-level MOSFET’s example 5-39
Synopsys models, calibrating 15-1
systems, simulating 16-2
T
  tabular data 5-61, 5-64
  Taguchi analysis 13-2
tan(x) function 7-9
tanh(x) function 7-9
TARG keyword 8-40
target specification 8-40
TC1, TC2 element parameters 17-13, 17-20, 17-25,
  17-29, 20-11
TD
element parameter 17-13, 17-20, 17-25, 17-29
  keyword 8-33, 8-43
tdelay (digital vector file) 5-73
TDR
  optimization 16-10
  packaging 16-9
  procedure 16-11
  time domain reflectometry 16-9
TEMP
  keyword 10-16, 12-6
  model parameter 3-20, 13-5, 17-71
  sweep variable 22-18
temper variable 7-13
temperature
   AC sweep 12-4
circuit 13-4, 13-6
default 13-5
coefficients 4-2
demo 22-18
   G and E Elements 20-11
DC sweep 10-14, 10-17
derating 3-20, 3-21, 13-5, 13-7
element 13-5, 13-6
optimizing coefficients 22-18
reference 3-20, 13-5
sweeping 22-18
time sweep 11-4
variable 7-13
Temperature Variation Analysis 13-2
tfall (digital vector file) 5-75
THD (total harmonic distortion) 19-1
The 3-40
three-dimensional function 5-27
TIC model parameter 8-13
time 10-7
delay 8-33
domain
   algorithm 11-31
   reflectometry 16-9
to frequency domain 20-1
maximum 20-6
resolution 20-5
sweep 11-4
variable 7-13
versus impedance 16-9
See also CPU time
TimeMill models, calibrating 15-1
TIMERES option 9-49, 11-20
TIMESCALE model parameter 5-55
timestep
   algorithms 9-46, 11-13, 11-34
calculation for DVDT=3 9-46, 11-22
changing size 9-42, 11-19
   algorithms 11-33–11-36
   DELMAX 11-36
   FS 11-36
   FT 11-36
   minimum internal timestep 11-37
   Minimum Timestep Coefficient 11-37
   options 11-27, 11-36
      CHGTOL 11-35
      IMAX 11-34
      IMIN 11-34
      RELQ 11-35
      TRTOL 11-35
   RMAX 11-36
   RMIN 11-36
   TSTEP 11-37
default control algorithm 11-30
   DVDT algorithm 11-35
   internal 9-46, 11-21
   local truncation error algorithm 11-35
   minimum 9-47, 9-49, 9-50, 11-23, 11-24
   reversal 11-35
      definition 9-46, 11-16
      setting initial 9-46, 11-21
   transient analysis algorithm 9-51, 11-14
   variation by HSPICE 9-46, 11-21
TIMESTEP model parameter 5-55
timing
   analysis 21-1
   constraints 21-1
   failures 21-2
   hold time 21-4
   setup time 21-4
   violation analysis 21-2
title for simulation 3-9
tmp directory 1-12
TMPDIR environment variable 1-12
TNOM option 3-20, 13-5
TO .FFT parameter 19-7
TO keyword 8-46, 8-52
TOL 12-13
tolerance options 10-22
TOP keyword 10-13
topology
   check, suppressing 9-9
   supported 14-42
   TOX model parameter 13-9
transconductance
  FREQ function 20-8
  LAPLACE function 20-6
  POLE function 20-7
transfer function 10-20
  algebraic 17-3
  analysis 17-46
  coefficients 20-31
  filters 20-32
  frequency domain 18-2, 20-21
  general form 20-21, 20-30
  inverse Laplace transform 20-34
  poles 18-2
  reduced form 20-31
  roots 18-2
  voltage gain 20-25
  zeros 18-2
transfer sign function 7-10
TRANSFORMER element parameter 17-14
transformer, behavioral 17-57
transforms, Fourier 20-5
transient
  analysis 8-4
    accuracy 9-40
    Fourier analysis 11-39
    initial conditions 10-9, 11-3
    inverter 2-7
    number of iterations 9-48, 11-24
    RC network 2-5
    sources 5-5
    modeling 20-2
    output variables 8-21
transition files 17-4
Transmission line
  S Element 6-8
transmission line
  resistive termination 6-8
transmission lines
  effects 16-7
  example 22-12
  lossy
    U Element 4-25
  simulation 16-2
TRAP algorithm
  See trapezoidal integration
trapezoidal integration
  algorithm 9-51, 11-14, 11-30
  coefficient 9-53, 11-18, 11-21
  TREF model parameter 13-5, 13-6
  TRIG model parameter 13-5, 13-6
  trigger specification 8-40
  triode tube
    behavioral 17-60
    example 5-41
  trise (digital vector file) 5-75
  triz (digital vector file) 5-76
  troubleshooting A-1
  TRTOL option 9-43, 11-20, 11-35
  truncation algorithm 11-34
  tskip (digital vector file) 5-71
TSTEP
  multiplier 9-49, 11-24
  setting 9-49, 11-24
  option 9-49, 11-24
  timestep control 11-37
  tunit (digital vector file) 5-70
  tunnel diode behavioral 17-58
  two-dimensional function 5-26
U
  U Elements 5-50
    digital input 5-50
    transmission line
      model 3-30
UIC
  analysis parameter 10-5
  keyword 11-7
  parameter 10-10
  transient analysis parameter 11-3
UNIF keyword 13-16
  uniform parameter distribution 13-14
  unity gain frequency 22-20
UNORM FFT analysis keyword 19-7
unprintable characters in input 3-3
UNWRAP option 9-56, 12-8
URL for Avant! vi
UTRA model parameter restriction 10-45
variables
AC formats 8-32
changing in .ALTER blocks 3-41
DEFAULT_INCLUDE 3-57
Hspice-specific 7-13
output 8-4
AC 8-29
AC analysis 8-29
DC 8-21
transient 8-21
plotting 22-7
sweeping 22-18
TMPDIR 1-12
variance, statistical 13-3
VCC model parameter 17-71
VCCAP 5-35
element parameter 17-20
syntax 5-35
VCCS See voltage controlled current source
VCO See voltage controlled oscillator
VCR See voltage controlled resistor
VCVS See voltage controlled voltage source
vector patterns 5-61, 5-67
VEE model parameter 17-72
vendor libraries 3-54
VERIFY option 9-7, 9-11
Verilog
models, calibrating 15-1
value format 5-66
version
95.3 compatibility 11-36
H9007 compatibility 9-17
HSPICE 3-31
specifying 3-62
VFLOOR option 9-30, 11-24
VHDL models, calibrating 15-1
Viewlogic 5-50
graph data file 9-12, 9-13
links B-13
Viewsim simulator 5-50
vih (digital vector file) 5-77
vil (digital vector file) 5-77
vname (digital vector file) 5-68
Vnn node name in CSOS 3-19
VNTOL option 9-43, 9-44, 9-45, 11-17, 11-18, 11-21
voh (digital vector file) 5-79
vol (digital vector file) 5-79
VOL keyword 5-33, 17-15
voltage controlled
capacitor 5-35, 5-40, 17-17
current 17-18
example 5-40
current source 5-34, 5-46, 8-57, 17-6, 17-16
element parameter 17-20
element template listings 8-57
syntax 5-34
elements 17-6
oscillator 5-33, 17-15, 17-81
example 17-15
model 17-81
resistor 5-35, 17-6, 17-16
element parameter 17-21
syntax 5-35
sources 5-24
voltage source 5-29, 8-57, 17-6, 17-11
element parameter 17-14
inverting comparator application 17-79
syntax 5-29
error tolerance
DC analysis 9-24, 9-25, 10-41
transient analysis 9-42, 11-19
failure 10-49
gain
FREQ function 20-9
LAPLACE function 20-6
POLE function 20-7
initial conditions 10-9
iteration-to-iteration change 9-34, 10-24
limiting, in transient analysis 9-50, 11-22
maximum change 9-46, 11-16
minimum
DC analysis 9-23, 10-38
listing 9-30, 11-24
transient analysis 9-40, 9-43, 11-21
nodal output DC 8-21
operating point table 10-7
relative change, setting 9-48, 11-19
sources 5-29, 5-42
current output 8-21
summer 5-32, 17-14
tolerance
   BYTOL option 9-44, 11-17
   MBYPASS multiplier 9-45, 11-18
value for BYPASS 9-44, 11-17
variable capacitance model 17-84
VOLTAGE keyword 10-7
VON model parameter 17-72
VONEG model parameter 17-72
VOP model parameter 17-72
VOPOS model parameter 17-72
VOS model parameter 17-72
Vos specification 17-5
vref (digital vector file) 5-78
vth (digital vector file) 5-78
VVCAP model 17-84
Vxxx source element statement 5-2

W
W Element
   FAQ A-35
   RLG
c  model definition 6-11
W Elements 4-21
transmission line
model 3-30
warnings
   all nodes connected together 10-47
   floating power supply nodes 3-17
   limiting repetitions 9-17
   MAXF ignored 20-12
   misuse of VERSION parameter 3-31
   suppressing 9-17
   zero diagonal value detected 10-49
WARNLIMIT option 9-17
waveform
   characteristics 5-61
   modifying 5-73
display
   AvanWaves B-7, B-12

FAQ A-36
WEIGHT keyword 8-47, 8-52
WHEN keyword 8-43, 22-20
width of printout 8-14
WINDOW .FFT parameter 19-8
Windows (MS), FAQ A-24
wire
   critical length 16-7
types 16-7
WL option 9-20
WMAX model parameter 1-5
WMIN model parameter 1-5
worst case analysis 13-8–13-34
example 13-26, 15-9
Worst Case Corners Analysis 13-2
WSF output data 9-12
www site for Avant! vi

X
XGRID model parameter 8-13
XL model parameter 13-9
XMAX model parameter 8-13
XMIN model parameter 8-13
XMU option 9-53, 11-18, 11-21
XnR, XnI option 9-39, 10-33
XPHOTO model parameter 13-22
XSCAL model parameter 8-13
XW model parameter 13-9

Y
Y parameter
   line model 20-44
   modeling 20-40
   network 20-41
Y parameters 6-2
YGRID model parameter 8-13
yield analysis 13-2
YIN keyword 8-34, 12-16
YMAX
   keyword 8-52
   model parameter 8-13
YMIN
  keyword 8-52
  model parameter 8-13
YOUT keyword 8-34, 12-16
YSCAL model parameter 8-13

Z
  zero delay
    gate example 5-40
    inverter gate 5-33
ZIN keyword 8-34, 12-16
ZOUT keyword 8-34, 12-16
ZUKEN option 9-14